This thesis has been submitted in fulfilment of the requirements for a postgraduate degree (e.g. PhD, MPhil, DClinPsychol) at the University of Edinburgh. Please note the following terms and conditions of use:

- This work is protected by copyright and other intellectual property rights, which are retained by the thesis author, unless otherwise stated.
- A copy can be downloaded for personal non-commercial research or study, without prior permission or charge.
- This thesis cannot be reproduced or quoted extensively from without first obtaining permission in writing from the author.
- The content must not be changed in any way or sold commercially in any format or medium without the formal permission of the author.
- When referring to this work, full bibliographic details including the author, title, awarding institution and date of the thesis must be given.
Towards Real-Time, Machine Learning enhanced Signal Detection in 5G-NR

Stefan Brennsteiner

Doctor of Philosophy

The University of Edinburgh

2023
Mobile communication technology is essential in our connected society. In 2022, the deployment of the 5th Generation New Radio (5G-NR) standard is well on its way in many countries. 5G-NR supports new use cases and targets improvements on critical metrics such as latency, peak throughput, reliability, spectral efficiency, and more. Signal Detection - the process of recovering sent symbols from noisy observations - is one of the core tasks in the physical layer of 5G-NR.

In recent years, Machine Learning (ML) has been proposed to achieve higher detection performance on detection problems such as Orthogonal Frequency-Division Multiplexing (OFDM) and massive Multiple-Input Multiple Output (MIMO). Since it is impossible to model and design all aspects of the communication link perfectly, the idea is to allow the detection algorithms to be flexible and learn from previous observations. This can mean learning from previous detections while deployed in the field (online learning) or having been trained with example detection problems before deployment (offline training). Many proposals have been made in the literature, showing these performance gains compared to classical detectors; however, the scalability and deployability of these algorithms are typically not considered due to the recent emergence of this field.

This thesis takes steps towards closing this gap by developing real-time capable machine learning detectors for OFDM and massive MIMO. The real-time property is characterised by the timely computation of the detection task. The allowed maximum time is determined by protocol standards and system design considerations and is typically in the range of tens to a few hundred microseconds. In this work, we first identify the most promising ML detection algorithms, and their detection performance is verified in link-level simulations. Due to the high computational complexity and the low latency requirement of
the detection process, custom hardware design is required to realise real-time processing. For this reason, the algorithms are optimised for Field Programmable Gate Array (FPGA) deployment, and respective hardware architectures are proposed. The resulting digital circuits are synthesised for the Xilinx Ultrascale+ RFSoC and profiled via digital simulation.

For the OFDM detection process, a model-driven detector consisting of fully connected neural network layers is investigated. It performs joint channel estimation from pilot symbols and signal detection. The detector structure is optimised based on previous work, reducing the memory requirement by approximately four times. As on-chip memory storage and off-chip memory bandwidth are the performance limiting factors, deep compression techniques (i.e. pruning, quantisation, and Huffman coding of the weights) are investigated. Applying these techniques, the detector achieves a memory reduction of $\approx 27 \times$ as compared to previous work.

Based on this, an FPGA accelerator is proposed featuring batch-processing, efficient intermediate result buffering and superscalar Huffman decompression circuits. The synthesis and simulation results show that the targeted FPGA platform can process up to 832 sub-carriers in real-time at an average detection latency of $\approx 3.7$ symbols ($246.6 \mu s$). This design shows the feasibility of processing OFDM detection in real-time; however, it also highlights current limitations, such as poor scalability to high-order modulation schemes and the still high memory requirement.

For massive MIMO, various ML-enhanced detectors using Orthogonal Approximate Message Passing (OAMP) have been proposed in the literature. These detectors are typically computationally very complex (e.g. OAMPNet) or require online training on the current channel realisation, making practical deployment difficult (e.g. MMNet). A new detector named LAMANet is proposed, which reduces computational complexity by using the simpler Approximate Message Passing (AMP) algorithm without losing performance. Further, the online training requirement is relaxed by incorporating learnable parameters in a new way and by providing precomputed initialisation matrices to the detection algorithm.
Finally, a deeply pipelined FPGA architecture is proposed for LAMANet to maximise throughput. The accelerator is synthesised, simulated, and profiled for many antenna configurations and modulation types. The pipelined latency is between $\approx 0.3\mu s$ for an arrangement of 32 base station antennas and eight connected users and $\approx 4\mu s$ for a configuration of 128 base station antennas and 64 connected users. LAMANet reaches the same throughput of $\approx 8\ \text{Mbit/s}$ for a configuration of 128 base station antennas and eight connected users as a classical AMP accelerator. However, the core advantage of LAMANet is the ML enhancement which allows it to outperform classical AMP approaches vastly in terms of detection performance on realistic channels.
Mobile communication is essential in our modern and connected society. Current use cases are diverse, ranging from phone calls and data streaming to industrial automation and the internet of things. A central task in the receiver of any communication system is signal detection - the task of recovering the transmitted signals in the receiver. Signal detection is challenging, as the signal might be noisy and distorted by having been transmitted over the communication channel.

Optimal solutions to the detection problem in 5G-NR are often unknown or cannot be computed in a reasonable time. For this reason, much interest has developed in using Machine Learning (ML) techniques to improve detection performance. The detection performance can be measured as the amount of correctly recovered information in the receiver. Unfortunately, many ML techniques are very complex and most previous work in the literature has not considered the timely computation of these detection algorithms when running on practical receiver hardware.

This work investigates ways to reduce complexity and compute the ML-based detectors on receiver hardware. Further, it proposes digital hardware architectures for processing these algorithms efficiently and within the timing constraints required by the 5G-NR standard documents.

For a common scenario where the cell tower transmits data to mobile users, a neural network signal detector is developed. It simplifies a previously proposed neural network by sharing layers of the network. As the memory required for storing the network weights is the limiting factor, we apply memory reduction and compression techniques. Overall, our detector requires $\approx 27\times$ less memory than previous designs. This allows us to develop a digital hardware circuit capable of computing $\approx 12.5$ million detections per second on current hardware.
For another common scenario where mobile users transmit data to a cell tower equipped with many antennas, we start by providing a detailed analysis of the computational complexity of various detector proposals in the literature. Based on this, we develop a detection algorithm that incorporates ML parameters in a novel way, thereby reducing complexity. Previous proposals require the receiver to be trained while being deployed in the field. Our work found a way to mitigate this requirement, making it more suitable for practical use. Following the algorithmic investigation, a digital circuit is developed. We show that the circuit’s resource usage is comparable to previous, traditional designs while providing significant detection performance improvements thanks to the ML method.

In conclusion, this work takes steps towards bringing ML enabled detectors to receiver infrastructure such as in mobile base stations. Improved detection performance benefits the various use cases of mobile communication systems and, by extension, their users.
I like to express my sincere gratitude towards my family, which always supported and encouraged me to follow my ambitions. My parents, Anna Brennsteiner and Franz Brennsteiner, know me like no one else, and I wish to become such a father someday to my future children as they have been parents to me. I sincerely thank them for all they have done and for their kind hearts. Also, I want to thank my girlfriend, Sangeetha Ratnayake, for her extensive support throughout the last four years. Experiencing challenges together made them much easier to master.

I would like to thank my supervisor Prof. Tughrul Arslan for providing guidance and advice throughout my studies. His deep knowledge of the academic environment allowed us to make the scientific contributions presented in this thesis. The Institute for Integrated Micro and Nano Systems was a great place to study, and I am grateful for the friendships formed there.

I owe many thanks to my second supervisor Prof. John Thompson whose scientific advice was invaluable on all topics related to communication science and beyond, and I admire his deep knowledge in the field. Even though he has many responsibilities, he always took the time to answer my questions patiently. I am grateful for the many things I could learn on a professional and personal level from him.

My sincere gratitude also goes to Alpha Data Parallel Systems Ltd and, in particular, to Andrew McCormick for financially supporting this project and for their advice and expertise related to Field Programmable Gate Arrays. Alpha Data has excellent products and fantastic people, and I greatly enjoyed my time there.
Finally, I would like to thank the Engineering and Physical Sciences Research Council (EPSRC) of the United Kingdom and, by extension, the British and Scottish people for funding this project. I have always felt warmly welcome in Scotland and will always remain thankful for the opportunity to live and study in such a magnificent country.
Declaration

I declare that this thesis was composed by myself, that the work contained herein is my own except where explicitly stated otherwise in the text, and that this work has not been submitted for any other degree or professional qualification except as specified.

Stefan Brennsteiner
## Contents

Abstract ii  
Lay Summary v  
Acknowledgements vii  
Declaration ix  
Figures and Tables xiv  
Notation xix  
Acronyms xx  

1 Introduction 1  
1.1 Motivation and Justification 2  
1.1.1 ML-powered Signal Detection 2  
1.1.2 Real-time processing 3  
1.1.3 OFDM and massive MIMO 5  
1.2 Scope and Contribution 6  
1.2.1 Relevant Publications 8  
1.3 Thesis Outline 9  

2 Background 11  
2.1 5G-NR and beyond 11  
2.2 Orthogonal Frequency Division Multiplexing 12  
2.2.1 System Model 14  
2.2.2 Conventional Channel estimation 16  
2.2.3 Conventional Signal Detection 18  
2.3 Massive Multiple-Input Multiple Output (MIMO) 19  
2.3.1 System Model for massive MIMO detection 20
<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>xi</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.3.2 Conventional Signal Detection</td>
<td>22</td>
</tr>
<tr>
<td>2.4 Machine Learning Fundamentals</td>
<td>28</td>
</tr>
<tr>
<td>2.4.1 Components of an ML Algorithm</td>
<td>28</td>
</tr>
<tr>
<td>2.4.2 Artificial Neural Network (ANN)</td>
<td>32</td>
</tr>
<tr>
<td>2.5 The Need for Hardware Acceleration</td>
<td>33</td>
</tr>
<tr>
<td>2.5.1 Targeted platform and Circuit Metrics</td>
<td>36</td>
</tr>
<tr>
<td>2.6 Summery</td>
<td>38</td>
</tr>
<tr>
<td>3 Machine Learning enhanced, Real-time OFDM Signal Detection</td>
<td>39</td>
</tr>
<tr>
<td>3.1 Introduction</td>
<td>39</td>
</tr>
<tr>
<td>3.1.1 Contribution</td>
<td>41</td>
</tr>
<tr>
<td>3.2 State of the Art</td>
<td>42</td>
</tr>
<tr>
<td>3.3 OFDM Neural Network Detector</td>
<td>46</td>
</tr>
<tr>
<td>3.3.1 Detector Architecture</td>
<td>46</td>
</tr>
<tr>
<td>3.3.2 Training Setup</td>
<td>50</td>
</tr>
<tr>
<td>3.3.3 Quantisation</td>
<td>51</td>
</tr>
<tr>
<td>3.3.4 Pruning</td>
<td>52</td>
</tr>
<tr>
<td>3.4 Accelerator Design Considerations</td>
<td>52</td>
</tr>
<tr>
<td>3.4.1 Memory Interface and Huffman Decoding</td>
<td>54</td>
</tr>
<tr>
<td>3.4.2 Small Batch Processing</td>
<td>58</td>
</tr>
<tr>
<td>3.4.3 Intermediate result buffer with branching support</td>
<td>59</td>
</tr>
<tr>
<td>3.5 Real-time Accelerator Design</td>
<td>61</td>
</tr>
<tr>
<td>3.5.1 Architecture for off-chip weights</td>
<td>61</td>
</tr>
<tr>
<td>3.5.2 Architecture for on-chip weights</td>
<td>63</td>
</tr>
<tr>
<td>3.6 Results and performance</td>
<td>64</td>
</tr>
<tr>
<td>3.6.1 Detection Performance</td>
<td>64</td>
</tr>
<tr>
<td>3.6.2 Memory Requirement</td>
<td>67</td>
</tr>
<tr>
<td>3.6.3 Scheduling and Latency</td>
<td>69</td>
</tr>
<tr>
<td>3.6.4 Circuit Metrics</td>
<td>71</td>
</tr>
<tr>
<td>3.6.5 Accelerator Efficiency Evaluation</td>
<td>73</td>
</tr>
<tr>
<td>3.6.6 Comparison with Traditional Approaches</td>
<td>75</td>
</tr>
<tr>
<td>3.7 Limitations and Future Research</td>
<td>77</td>
</tr>
</tbody>
</table>
CONTENTS

3.8 Summary ............................................. 78

4 Machine Learning enhanced, Real-time Massive MIMO Signal Detection .................................. 80
  4.1 Introduction ........................................ 80
    4.1.1 Contribution .................................... 81
  4.2 State of the Art ...................................... 82
    4.2.1 Data-Driven Designs ............................... 82
    4.2.2 System Model and Projected Gradient Descent (PGD) . 86
    4.2.3 Orthogonal Approximate Message Passing (OAMP) . 91
    4.2.4 Other Notable Detectors ......................... 99
    4.2.5 The importance of channel models ............... 101
    4.2.6 Real-time Processing ............................ 102
  4.3 An ML-Enhanced Orthogonal Approximate Message Passing (OAMP)-type Accelerator .................. 105
    4.3.1 Computational complexity ....................... 107
  4.4 Hardware Architecture .............................. 108
  4.5 Results and Performance ........................... 111
  4.6 Summary ............................................ 116

5 LAMANet: An Improved ML-enhanced AMP detector for Massive MIMO ........................................... 117
  5.1 Introduction ......................................... 117
    5.1.1 Contribution .................................... 118
  5.2 LAMANet Algorithm .................................. 120
    5.2.1 LAMANet ........................................ 120
    5.2.2 LAMANetMMSE .................................... 123
    5.2.3 LAMANetOpt ...................................... 124
    5.2.4 Other Initialisations ............................. 125
    5.2.5 Algorithmic Complexity ......................... 127
  5.3 Accelerator Design Considerations .................. 131
    5.3.1 LAMANet ........................................ 131
    5.3.2 LAMANetMMSE .................................... 135
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.3.3 LAMANetOpt</td>
<td>137</td>
</tr>
<tr>
<td>5.4 Detection Performance</td>
<td>138</td>
</tr>
<tr>
<td>5.5 Circuit Performance</td>
<td>143</td>
</tr>
<tr>
<td>5.6 Summary</td>
<td>152</td>
</tr>
<tr>
<td>6 Conclusions and Future Research</td>
<td>154</td>
</tr>
<tr>
<td>6.1 OFDM Signal Detection</td>
<td>154</td>
</tr>
<tr>
<td>6.2 Massive MIMO Signal Detection</td>
<td>156</td>
</tr>
<tr>
<td>6.3 Future Research Towards Realising a Demonstrator</td>
<td>158</td>
</tr>
<tr>
<td>6.4 Future Research for ML in the physical layer</td>
<td>159</td>
</tr>
</tbody>
</table>

Appendices

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A List of Publications</td>
<td>161</td>
</tr>
<tr>
<td>A.1 Conference Papers</td>
<td>161</td>
</tr>
<tr>
<td>A.2 Journal Papers</td>
<td>161</td>
</tr>
<tr>
<td>B Background</td>
<td>162</td>
</tr>
<tr>
<td>B.1 Communication Fundamentals</td>
<td>162</td>
</tr>
<tr>
<td>B.1.1 Noise and Signal Power</td>
<td>162</td>
</tr>
<tr>
<td>B.1.2 Coherence Interval</td>
<td>163</td>
</tr>
<tr>
<td>B.1.3 Basic Signal Estimation</td>
<td>164</td>
</tr>
<tr>
<td>B.2 Field Programmable Gate Arrays</td>
<td>166</td>
</tr>
<tr>
<td>B.2.1 Primitives and FPGA architecture</td>
<td>166</td>
</tr>
<tr>
<td>B.2.2 Design flow</td>
<td>170</td>
</tr>
<tr>
<td>B.2.3 Fixed Point Numbers and Arithmetic</td>
<td>172</td>
</tr>
</tbody>
</table>

Bibliography                                                             174
Figures

1.1 A simple development flow for detection algorithms showing the scope of this thesis and the contributions in each stage. 6
2.1 Resource Grid in Long Term Evolution (LTE) and 5G-NR systems. 13
2.2 OFDM Pilot assignment in the resource grid. Concept from [1]. 14
2.3 Signal processing chain in an OFDM system including the Radio Frequency (RF) frontend, the channel, and the channel estimation and signal detection. 15
2.4 Conceptual illustration of massive MIMO loosely based on [2]. 21
2.5 Signal processing chain in the massive MIMO base station with OFDM processing [3]. 23
3.1 Overview of recently proposed ML OFDM detectors, including the most important citations as arrows and the year of publication on the right-hand side. 45
3.2 Neural network receiver structure consisting of $M_D$ detectors, each consisting of a branching neural network. On the right, the computational graph of one neuron is highlighted. 49
3.3 Neural Network training and evaluation setup for a single neural network detector. Each detector processing 64 SubCarrier (SC) has to be trained independently. The implementation is done via Python and Tensorflow. 51
3.4 Memory layout and access structure for accessing off-chip weights. 56
3.5 Superscalar Huffman decoder architecture with a speculative lookup of the second codeword. 58
3.6 Input buffer optimised for small size batch processing. 60
3.7 Proposed Neural Network Accelerator with Batch processing support, Huffman decoders and multiple intermediate result buffers for branching support ................................................................. 62
3.8 Performance for quantised and pruned neural network detectors ................................................................. 66
3.9 Memory requirement to process 64 SC for various combinations of quantisation and pruning settings. ................................................................. 68
3.10 Resource usage per submodule per type of accelerator for two Dynamic Random-Access Memory (DRAM) accelerators and six Ultra RAM (URAM) accelerators ................................................................. 72

4.1 Overview of research based on Projected Gradient Descent (PGD). The arrows indicate the most important citations and the year of publication on the right-hand side. ................................................................. 88
4.2 Overview of research based on approximate message passing, including the most important citations indicated by arrows and the year of publication on the right-hand side. ................................................................. 97
4.3 Deep Pipelined, machine learning extended OAMP accelerator. The green numbers are the line numbers in Algorithm 5. ................................................................. 109
4.4 Latency, interval, throughput, and resource requirements for various complex system configurations $M_R \times M_T$ and modulation types Quadrature Phase Shift Keying (QPSK), Quadrature Amplitude Modulation (QAM)16, and QAM64. *Reported Results from [4]. ................................................................. 113
4.5 Latency, interval, throughput, and resource requirements when integrating multiple iterations for an antenna configuration of 128x32_QPSK. ................................................................. 115

5.1 The number of multiplications required for preprocessing and detection for various detector types, antenna configurations, and modulation types. The x-axis shows the real-valued system dimensions of $\mathbf{H}$ and the modulation type. ................................................................. 130
5.2 Pipeline structure of the LAMANet accelerator design. The green numbers within each pipeline stage refer to the line number in the respective algorithm marked by the blue boxes. ................................................................. 132
5.3 The architecture of Cholesky-based Minimum Mean Square Error (MMSE) matrix calculation for initializing the LAMANetMMSE detector. .......................................................... 136

5.4 The architecture of the Jacobi-based eigenvalue decomposition calculation for initializing the LAMANetOpt detector. ................................. 137

5.5 Untrained detector performance on 20000 randomly taken channels from one drop (5120 channel realisations). The configuration of $M_R = 128$, $M_T = 32$ for various modulations is shown. ............ 140

5.6 Trained detector performances on a randomly selected channel for the configuration $M_R = 128$, $M_T = 32$. ................................. 142

5.7 CDF of the trained detector performance over a total of 143 channel realisations for a configuration of $M_R = 64$, $M_T = 16$, QAM4. The measured Signal to Noise Ratio (SNR) is $\approx 7$ dB. ......................... 143

5.8 LAMANet performance metrics for various antenna and modulation configurations. The numbers on the x-axis indicate the number of antennas. $M_R$ and $M_T$ are twice the indicated values. ¹ Results from [4]. Interval and throughput are normalised to one iteration. [4] only supports QPSK, not QAM64. ................................. 145

5.9 MMSE matrix calculation performance for various antenna configurations according to the design in Section 5.3.2. The numbers on the x-axis indicate the number of antennas. $M_R$ and $M_T$ are twice the indicated values. ................................. 149

5.10 Eigenvalue decomposition performance metrics for various antenna configurations according to the design in Section 5.3.3. The numbers on the x-axis indicate the number of antennas. $M_R$ and $M_T$ are twice the indicated values. ................................. 151

B.1 Simplified, schematic depiction of a Xilinx FPGA primitives contained in a slice. Two Flip-Flops (FF) and and a Lookup Table (LUT) are the core elements [5]. ................................. 168

B.2 Organisation of the Xilinx Ultrascale+ Programmable Logic (PL) into clocking regions with heterogeneous columns of primitives. ................................. 169
Tables

2.1 Influence of selected 5G-NR numerology maximum number of required detections per second. The number of clock cycles in an ideal, scalar Central Processing Unit (CPU) per detection is very small. ................................................................. 34
2.2 Resources provided by the FPGAs in Alpha Data’s ADM-XRC-9R1 board [7]. ................................................................. 37
3.1 Buffer usage for the branching computational graph .......................... 60
3.2 Key Setup Parameters ................................................................. 64
3.3 Impact of quantisation on performance. ........................................ 67
3.4 Accelerator performance in terms of processing latency, throughput and real-time capability for the various number of SC. Latency is calculated according to Eqs. (3.10), (3.11) and (3.13) and throughput according to Eqs. (3.14) and (3.15). Light green fields indicate sufficiently large throughput for real-time processing according to Eq. (3.14)......................................................... 71
3.5 Average FPGA resource utilisation for each accelerator version. A non-integer number of resources result from averaging the resources over multiple accelerators. ........................................ 72
3.6 Theoretical and measured accelerator performance .......................... 74
3.7 Accelerator performance comparison ............................................. 75
3.8 Resource usage in Mathworks’ OFDM channel estimator and equalizer ......................................................................................... 76
4.1 Complexity comparison of various MIMO or massive MIMO detectors in terms of multiplications used per detection. ...................... 101
<table>
<thead>
<tr>
<th>FIGURES AND TABLES</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4.2</td>
<td>Channel models used for Symbol Error Rate (SER) performance simulations in the literature. 102</td>
</tr>
<tr>
<td>4.3</td>
<td>Assignment of learnable parameters to implement various detector types. 107</td>
</tr>
<tr>
<td>4.4</td>
<td>Computational complexity of Algorithm 5 for one iteration. 108</td>
</tr>
<tr>
<td>4.5</td>
<td>Computational Complexity of the F function and G function as seen in Algorithm 3. 108</td>
</tr>
<tr>
<td>4.6</td>
<td>Latency and resource usage for multiple integrated iterations in the configuration 128x32QPSK. 116</td>
</tr>
<tr>
<td>5.1</td>
<td>Computational Complexity in terms of the number of multiplications and additions for various detectors. The complexity of the F and G functions are shown in Table 5.2. 128</td>
</tr>
<tr>
<td>5.2</td>
<td>Computational Complexity of F and G function. 129</td>
</tr>
<tr>
<td>5.3</td>
<td>Parameters for detection performance simulation and hardware test data generation. 139</td>
</tr>
<tr>
<td>5.4</td>
<td>Detailed High Level Synthesis (HLS) results for the pipelined LAMA-Net 64x16_QAM64 design. 146</td>
</tr>
<tr>
<td>5.5</td>
<td>Accelerator performance comparison for 128x8 antennas (complex system dimensions). 147</td>
</tr>
<tr>
<td>5.6</td>
<td>Number of preprocessing matrices per coherence time according to the settings in Table 5.3. The antenna configuration $2M_R \times 2M_T$. 150</td>
</tr>
<tr>
<td>5.7</td>
<td>Comparison of LAMANet and LAMANetOpt accelerator for 64x16 antennas (Complex system dimensions). 152</td>
</tr>
</tbody>
</table>
## Notation

- **$a$**          : scalar
- **$a$**          : vector
- **$a_i$, $a[i]$**  : i-th element in vector $a$
- **$A$**          : matrix
- **$A_{i,:}, A_{:,i}$**  : i-th row of matrix $A$
- **$A_{i,j}$**  : element at the i-th row and j-th column of matrix $A$
- **$I_N$**          : N-by-N identity matrix
- **$CN_N(\mu, \sigma^2)$**  : complex-valued, N-dimensional Gaussian random variable with mean of $\mu$ and variance of $\sigma^2$
- **$\mathbb{C}^{M \times N}$**  : complex-valued matrix with $M$ rows and $N$ columns
- **$\mathbb{R}^{M \times N}$**  : real-valued matrix with $M$ rows and $N$ columns
- **$S$**          : Set $S$
- **$\{S\}_n$**  : n-th element of ordered set $S$
- **$\Re(\cdot), \Im(\cdot)$**  : a complex number’s respective real and imaginary part
- **$\text{Tr}(A)$**  : trace of an N-by-N square matrix, where $\text{Tr}(A) = \sum_{i=1}^{N} A_{i,i}$
- **$f(\cdot)|_x$**  : evaluation of function $f(\cdot)$ at $x$
- **$(\cdot)^H$**  : conjugate transpose of complex-valued matrix or vector
- **$(\cdot)^T$**  : real-valued transpose matrix or vector
- **$a^*$**          : complex conjugate of $a$
- **$E \{ \cdot \}$**  : expectation operator
- **$|\cdot|$**          : absolute value
- **$||\cdot||_2$**  : Euclidean norm
- **$||\cdot||_2^2$**  : squared Euclidean norm
- **$\odot$**          : element-wise multiplication
- **$\oplus$**          : element-wise addition
- **$\arg \max_{x \in \mathcal{S}} f(x)$**  : returns the element of set $\mathcal{S}$ which maximises $f(\cdot)$
- **$\arg \min_{x \in \mathcal{S}} f(x)$**  : returns the element of set $\mathcal{S}$ which minimises $f(\cdot)$
Acronyms

3GPP 3rd Generation Partnership Project
5G-NR 5th Generation New Radio
6G 6th Generation

ADC Analogue to Digital Converter
ADMM Alternating Direction Method of Multipliers
AFE Analog Front End
AI Artificial Intelligence
ALU Arithmetic Logic Unit
AMP Approximate Message Passing
ANN Artificial Neural Network
ASIC Application Specific Integrated Circuit
AWGN Additive White Gaussian Noise
AXI Advanced eXtensible Interface

BA Bitwidth Activations
BER Bit Error Rate
BP Belief Propagation
BPSK Binary Phase Shift Keying
BRAM Block Random-Access Memory (RAM)
BS Base Station
BW Bitwidth Weights

CDF Cumulative Distribution Function
CLB Configurable Logic Blocks
CMOS Complementary Metal-Oxide-Semiconductor
CNN Convolutional Neural Network
CP Cyclic Prefix
CPU Central Processing Unit
ACRONYMS

CSI  Channel State Information
CSI-RS  Channel State Information - Reference Signal
CU  Centralised Unit

DAC  Digital to Analogue Converter
DC  Direct Current
DCCN  Deep Complex-valued Convolutional Network
DDR  Double Data Rate
DFE  Digital Front End
DFT  Discrete Fourier Transformation
DL  Deep Learning
DMRS  Demodulation Reference Signal
DNN  Deep Neural Network
DRAM  Dynamic Random-Access Memory
DRC  Design Rule Check
DSP  Digital Signal Processing
DSP  Digital Signal Processor
DU  Distributed Unit
DUT  Device Under Test

eMBB  enhanced Mobile BroadBand
EP  Expectation Propagation
ESN  Echo State Network

FC  Fully Connected
FCDNN  Fully Connected Deep Neural Network
FDD  Frequency Division Multiplexing
FF  Flip-Flop
FFT  Fast Fourier Transform
FIFO  First In First Out
FPGA  Field Programmable Gate Array

GAMP  Generalized Approximate Message Passing
GPU  Graphics Processing Unit
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>GSPS</td>
<td>Giga Samples Per Second</td>
</tr>
<tr>
<td>HBM</td>
<td>High Bandwidth Memory</td>
</tr>
<tr>
<td>HDL</td>
<td>Hardware Description Language</td>
</tr>
<tr>
<td>HLS</td>
<td>High Level Synthesis</td>
</tr>
<tr>
<td>ICI</td>
<td>InterCarrier interference</td>
</tr>
<tr>
<td>IDFT</td>
<td>Inverse Discrete Fourier Transformation</td>
</tr>
<tr>
<td>IEEE</td>
<td>Institute of Electrical and Electronics Engineers</td>
</tr>
<tr>
<td>IFFT</td>
<td>Inverse Fast Fourier Transform</td>
</tr>
<tr>
<td>IO-LAMA</td>
<td>Individually Optimal LArge MIMO AMP (LAMA)</td>
</tr>
<tr>
<td>IoT</td>
<td>Internet of Things</td>
</tr>
<tr>
<td>IP</td>
<td>Intellectual Property</td>
</tr>
<tr>
<td>ITU-R</td>
<td>International Telecommunication Union - Radiocommunication</td>
</tr>
<tr>
<td>LAMA</td>
<td>LArge MIMO AMP</td>
</tr>
<tr>
<td>LLR</td>
<td>Log-Likelihood Ratio</td>
</tr>
<tr>
<td>LMMSE</td>
<td>Linear Minimum Mean Square Error</td>
</tr>
<tr>
<td>LNA</td>
<td>Low Noise Amplifier</td>
</tr>
<tr>
<td>LOS</td>
<td>Line Of Sight</td>
</tr>
<tr>
<td>LS</td>
<td>Least Squares</td>
</tr>
<tr>
<td>LSB</td>
<td>Least-Significant Bit</td>
</tr>
<tr>
<td>LSTM</td>
<td>Long Short-Term Memory</td>
</tr>
<tr>
<td>LTE</td>
<td>Long Term Evolution</td>
</tr>
<tr>
<td>LTE-A</td>
<td>Long Term Evolution - Advanced</td>
</tr>
<tr>
<td>LUT</td>
<td>Lookup Table</td>
</tr>
<tr>
<td>MAC</td>
<td>Multiply-ACcumulate</td>
</tr>
<tr>
<td>MIMO</td>
<td>Multiple-Input Multiple Output</td>
</tr>
<tr>
<td>ML</td>
<td>Machine Learning</td>
</tr>
<tr>
<td>ML</td>
<td>Maximum Likelihood</td>
</tr>
<tr>
<td>MLP</td>
<td>MultiLayer Perceptron</td>
</tr>
<tr>
<td>MMSE</td>
<td>Minimum Mean Square Error</td>
</tr>
<tr>
<td>mMTC</td>
<td>massive Machine-Type Communication</td>
</tr>
</tbody>
</table>
ACRONYMS

MRC  Maximum Ratio Combiner
MSB  Most-Significant Bit
MSE  Mean Square Error
MU-MIMO  Multi User MIMO

NSE  Neumann Series Expansion
OAMP  Orthogonal Approximate Message Passing
OFDM  Orthogonal Frequency-Division Multiplexing
OOC  Out Of Context

P&R  Place & Route
PA  Power Amplifier
PAPR  Peak-to-Average Power Ratio
PDF  Probability Density Function
PGD  Projected Gradient Descent
PGS  Parallel Gauss-Seidel
PIPO  Parallel In Parallel Out
PL  Programmable Logic
PLL  Phase Looked Loops
PMI  Precoder-Matrix Indicator
PS  Processing System
PS  Penalty Sharing

QAM  Quadrature Amplitude Modulation
QPSK  Quadrature Phase Shift Keying
QuaDRiGa  QUAsi Deterministic RadIo channel GenerAtor

RAM  Random-Access Memory
RB  Resource Block
RE  Resource Element
ReLU  Rectified Linear Unit
RF  Radio Frequency
RNN  Recursive Neural Network
ROM  Read Only Memory
ACRONYMS

RTL  Register Transfer Level

SC  SubCarrier

SCS  SubCarrier Spacing

SDR  Software Defined Radio

SDRAM  Synchronous Dynamic Random-Access Memory

SER  Symbol Error Rate

SM  "Streaming" Multiprocessor

sMPD  simplified Message Passing Detector

SNR  Signal to Noise Ratio

SoC  System on Chip

SoM  System on Module

SRAM  Static RAM

SRS  Sounding Reference Signal

STA  Static Timing Analysis

SU-MIMO  Single User MIMO

SVD  Singular Value Decomposition

TDD  Time Division Duplex

TOPS  Terra Operations Per Second

TPU  Tensor Processing Unit

UE  User Equipment

URAM  Ultra RAM

URLLC  Ultra-Reliable and Low-Latency Communication

V2X  Vehicle-to-everything

VLSI  Very Large Scale Integration

ZF  Zero Forcing
Traffic in mobile communication systems experienced fast growth in recent years. According to Ericsson’s Mobility Report of June 2022, mobile network traffic has doubled in the previous two years [8]. The year-on-year growth between the first quarter of 2015 and the first quarter of 2022 has never been below 40%. Also, the number of subscribers globally is steadily rising and is forecasted to reach 9.1 billion in 2027, of which 5th Generation New Radio (5G-NR) subscriptions will amount to 4.4 billion. As the adoption of the 5G-NR technology continues, research is looking toward enabling new use cases and improving future mobile communication networks.

Many researchers envision that Machine Learning (ML) will play a significant role in implementing future mobile networks. The use of ML techniques is explored for many distinctive areas in communications systems, including network optimisation (i.e. optimising coverage, power, and capacity of the overall network), network fault detection, resource allocation, network security, and physical layer signal processing [9, 10]. The work in [11] claims that Artificial Intelligence (AI) is recognised as the most powerful enabling technology in 6th Generation (6G) mobile networks. The term AI can be understood as a superset of ML, which allows a computing system to take intelligent action. In [12], the authors envision a shift from "network softwarization" to "network intelligentization" and a road toward an intelligent radio. The intelligent radio ought to separate algorithms from the hardware and be capable of configuring hardware and software according to the insights gained by AI.
1.1 Motivation and Justification

Although ML technology might be beneficial in all these areas throughout the mobile communication ecosystem, the physical layer signal processing via ML technology is of particular interest as it holds the promise of revolutionising the physical layer in 6G [13, 14]. A core task in the physical layer and in any transceiver design is signal detection. Jointly with other blocks, it decisively determines the performance of the transceiver. This thesis, therefore, focuses on this signal detection and its improvements via ML methods.

1.1.1 ML-powered Signal Detection

Signal detection describes the process of recovering transmitted symbols from a noisy and potentially distorted signal in the receiver [15, chapter 8]. This process is performed in the Base Station (BS) for the uplink case and the User Equipment (UE) for the downlink case. In recent years much research showed that ML could improve detection performance over complex or unknown communication channels in either case.

Apart from introducing ML to the detection algorithm, further improvements can be achieved by removing the block boundaries of classical algorithms. An example would be to jointly perform channel estimation and signal detection in an Orthogonal Frequency-Division Multiplexing (OFDM) downlink system such as in [16]. The authors in [13] argue that the complete removal of block boundaries and replacement of the overall processing chain by an ML algorithm should be the ultimate goal for a truly disruptive physical layer technology in 6G.

Another advantage of using ML based detection algorithms is the automatic compensation of hardware impairments. The major building blocks of the transceiver such as Phase Looked Loops (PLL), Analogue to Digital Converter (ADC), Digital to Analogue Converter (DAC), Low Noise Amplifier (LNA), and Power Amplifier (PA) often exhibit certain non-ideal behaviour. They can introduce distortions and non-linearity to the received signal. ML-based detection has the potential to take these distortions into account implicitly when trained
with the appropriate data obtained from either accurate models of these components or from measurements of the hardware. For example, the work in [17] proposes a one-bit OFDM receiver with a Deep Neural Network (DNN) for channel estimation and autoencoder-based precoder and detector networks. The results show that the system can outperform simpler but unquantised designs under certain conditions.

Further, it can be argued that using well-established ML techniques and standard neural network structures can ease transceiver design. Data-driven designs mainly consist of standard machine learning blocks for which a large community of developers and many established frameworks for training and inference exist. Also, optimised hardware for fast processing is broadly available. It is easier to use these frameworks and hardware than to design and optimise specific algorithms and hardware accelerators for a specific communication use case. However, the strict real-time processing requirement combined with a short latency requirement often found in many communication systems is challenging for these algorithms, frameworks, and hardware.

1.1.2 Real-time processing

The term real-time is often used loosely in the literature. Throughout this thesis, the definition according to [18] is used: "A real-time system is one whose logical correctness is based on both the correctness of the outputs and their timeliness", or in other words, correct processing which is guaranteed to be completed within a predetermined time. This implies that (a) the processing latency has to be below this predetermined time, and (b) the throughput of the processing system has to be aligned with the data input rate to avoid the build-up of input data and, consequently, data loss and faulty behaviour.
1.1. Motivation and Justification

Real-time processing for ML based detectors is challenging as the throughput requirements are high while the latency requirements are low. In the Long Term Evolution (LTE) downlink, the OFDM SubCarrier Spacing (SCS) is 15 kHz which leads to a symbol duration of $\approx 66.7 \mu s$ [19]. With the new numerologies of up to 240 kHz SCS in 5G-NR, the symbol duration can be as low as $\approx 4.17 \mu s$ [20]. It is not strictly required to process each symbol within one symbol time; however, latency is a major performance metric of any receiver.

Even though the research in ML-based signal detectors for application in mobile communication systems has developed rapidly in recent years, most of the proposals are based on high-level algorithmic simulations. They do not consider computational complexity or the feasibility of the detectors for real-time deployment. In particular model-driven designs have reached a level of maturity where investigation of real-time deployment and hardware implementation can be seen as the next logical step towards intelligent radio technology. Also, for data-driven design, it is of interest to understand if the current models are feasible for real-time deployment and what level optimisations can be performed. For massive Multiple-Input Multiple Output (MIMO) detection, the work in [21] presents an Application Specific Integrated Circuit (ASIC) processor based on belief propagation. A Graphics Processing Unit (GPU)-based but non-real-time autoencoder for a basic communication system is implemented in [22]. The work in [23] presents a real-time ML MIMO OFDM receiver algorithm based on reservoir computing. Also, a hardware implementation is tested with the help of two Software Defined Radios (SDR) as frontends and a connected Field Programmable Gate Array (FPGA) to handle the detector workload. Unfortunately, the hardware architecture and implementation results are not presented. Beyond these examples, real-time processing has not found much consideration in the literature yet. We identify the development of real-time capable detectors as the next logical step towards enabling ML based detectors and it is therefore at the centre of this thesis.
1.1. Motivation and Justification

FPGAs will be considered throughout this thesis as the platform of choice as they provide flexibility to explore custom accelerator designs at a much lower cost than ASICs. Custom hardware design is required as latency is a major concern and cannot exceed a couple of symbol durations. GPUs, for example, have limited local memory and large memory access latency. This large latency is typically masked by multiple concurrent threads running in one execution kernel, providing good processing utilisation by fast switching between threads. Further, as this thesis explores the real-time processing feasibility of ML-based detectors, the liberty of custom logic design opens a wider design space.

1.1.3 OFDM and massive MIMO

OFDM and massive MIMO are two central technologies in 5G-NR and the respective signal detection tasks are important for the overall system performance. In LTE OFDM is used in the downlink where a transmission link is provided from the base station to the UE and detection is performed in the UE. 5G-NR added the option to also use it in the uplink. On the other hand, massive MIMO detection is typically performed in the base station. It is one of the new core technologies in 5G-NR and will most likely play an important role in future mobile communication systems.

Many proposals for ML-enhanced OFDM signal detection have been made in the literature, and they range from data-driven approaches (e.g. [16]) to enhancements of classical detectors (e.g. [24]). However, real-time deployment and its feasibility and cost are typically not considered. Similarly, many proposals for ML-enhanced massive MIMO detection have been brought forward. Typically these proposals are based on classical detectors which are then enhanced with ML parts. The underlying classical algorithms are diverse and range from Projected Gradient Descent (PGD) [25] to Orthogonal Approximate Message Passing (OAMP) [26]. Few works such as [21] consider real-time deployment and a clear need for real-time acceleration can be identified.
1.1 Motivation and Justification

The fundamental motivation of this thesis is to enable ML based signal detection in future mobile communication systems. As many different algorithms for OFDM and massive MIMO detection have reached basic maturity, the logical next step towards this goal is to investigate and enable real-time processing for these algorithms.

1.2 Scope and Contribution

The scope of this thesis is the development of real-time capable signal detectors for OFDM and massive MIMO in the context of 5G-NR. The detailed scope is shown in a simplified, linear development flow of a decoder algorithm from requirements and system analysis to deployment in Fig. 1.1. Many steps and dependencies are omitted from this diagram for clarity. This thesis focuses on one of the central stages of the process, namely real-time hardware development. The work also considers parts of the neighbouring development stages, such as algorithms and hardware platforms.

Figure 1.1: A simple development flow for detection algorithms showing the scope of this thesis and the contributions in each stage.

The contributions of the thesis can be summarised as follows and are shown at the bottom of Fig. 1.1.

**Algorithmic Advancements:** For the OFDM detector a layer-sharing approach is introduced to the algorithm in [16]. With this, the number of parameters in the model is reduced by $\approx 4$ times which is crucial as the design is memory bound. In the uplink case, a simplified ML enhanced massive MIMO detector
1.2. Scope and Contribution

is proposed based on the Approximate Message Passing (AMP) algorithm instead of the OAMP algorithm used in the literature. On top of that, the performance simulations have found that parts of the conventional AMP algorithm can be omitted when the ML enhancements are introduced - further simplifying the algorithm. Also, a novel initialisation scheme is proposed, which relaxes the online learning requirement without introducing further machine learning components to the detector. This initialisation scheme requires incorporating the learnable parameters in a new way.

Deployment Strategies: For the OFDM detector, a deep compression approach consisting of quantisation, pruning, and weight compression is evaluated to reduce the memory size further. This is the first time deep compression has been applied to a neural network in the communication domain and shows an additional memory reduction of $\approx 6.7$ times. In-depth complexity analysis is provided for the uplink case, and all datatypes are carefully quantised.

Efficient Hardware Architectures: A Double Data Rate (DDR)4 memory connected custom hardware accelerator, super scalar Huffman decompressors, and a neural network processor has been implemented for the OFDM detector. The processor has multiple intermediate result buffers for optimal branching neural network workload support. A flexible hardware structure is implemented in the massive MIMO uplink case, accelerating the most common recently proposed AMP ML detectors. Another hardware design for accelerating the novel detection algorithm is implemented. It is one of the first model-based real-time detectors and shows how model-driven designs can be processed in real-time. The accelerator is implemented as a deep pipeline for maximum throughput and produces a full detection result every 108 to 1251 clock cycles, depending on the configuration. The hardware resources are comparable to conventional implementations, showing the feasibility of the ML approach.
1.2. Scope and Contribution

**Performance Evaluation:** Both in uplink and downlink, the ML detectors deliver superior detection performance in terms of Bit Error Rate (BER) compared to traditional approaches. This is verified via link-level simulations. The developed digital circuits are verified via digital simulations before being synthesised for the target FPGA platform and profiled in terms of latency, throughput and FPGA resources.

The core contribution of this thesis is to show the feasibility of ML based signal detection in mobile communication in real-time. It provides some of the first real-time capable accelerators and evaluates their performance. It shows how important the consideration of deployability in newly proposed ML detector algorithms is.

1.2.1 Relevant Publications

During the course of this research, the following publications were produced


1.2. Scope and Contribution

Also, during this research, the following publication was produced; however, thematically, it is too far removed to be included in this thesis in more detail.


1.3 Thesis Outline

**Chapter 2** provides background information on the most important aspects of the thesis in preparation for the following chapters. First, 5G-NR fundamentals are reviewed before introducing the two core detector technologies of 5G-NR and of this work, namely OFDM and massive MIMO. Then, machine learning basics are discussed, and a background in FPGAs is provided.

**Chapter 3** introduces a novel neural network based, OFDM joint channel estimator and signal detector. The neural network structure was simplified compared to previous proposals in the literature by sharing neural network layers. Further, deep compression techniques such as low bit width quantisation, pruning, and Huffman weight compression are investigated and profiled. This significantly reduces the memory consumption and allows the design of a real-time capable FPGA accelerator. The accelerator features superscalar Huffman decoders, intermediate result buffers capable of supporting the targeted branching neural network, and batch processing capability. Simulations on the targeted Xilinx RFSoC platform show real-time capable processing of up to 832 SubCarrier (SC).

**Chapter 4** reviews previously proposed, ML enhanced, massive MIMO signal detectors. First, a comprehensive review of state-of-the-art detectors is provided, including various design approaches such as data-driven designs, PGD-based designs, and OAMP-based designs. After identifying OAMP as one of the most suitable base algorithms, a unified algorithm is proposed to
implement various previously proposed detectors. Depending on the external configuration, it can implement various forms of the OAMPNet [31] and MMNet [26] detectors. Based on this, an FPGA accelerator is proposed and profiled for many antenna configurations. The pipelined latency of this accelerator is as low as \( \approx 2 \mu s \) for a configuration of 32 base station antennas and eight users. Compared to previous accelerators without ML enhancements, the throughput is considerably lower, which motivates the work in the next chapter.

**Chapter 5** proposes a novel AMP-based, ML-enhanced massive MIMO detector named LAMANet. Link-level simulations show that the less complex AMP algorithm can be used instead of OAMP as the base algorithm without losing significant performance. Further, one of the main problems of the previously proposed MMNet detector is its online learning requirement. This is mitigated in LAMANet by incorporating the learnable matrices in a new way. Extensive complexity analysis is provided, and a LAMANet FPGA accelerator is proposed. The accelerator is comparable to previous detectors in terms of throughput, latency, and resource usage while supporting ML enhancements, thereby delivering higher detection performance.

In **Chapter 6** conclusions and future research opportunities are discussed. Specific to the investigated detectors of OFDM and massive MIMO, future work is briefly discussed. In particular, steps to realise an over-the-air demonstrator are pointed out. Since the field of ML enhanced physical layer processing in communication systems is just emerging, future research opportunities beyond signal detection are plentiful and briefly discussed too.
Chapter 2

Background

This chapter provides the technical background in preparation for the rest of the thesis. Initially, the context of 5G-NR is briefly introduced before discussing system models and signal detection for OFDM and massive MIMO. Next, ML fundamentals are briefly introduced to provide the basis for the ML detection algorithms of the later chapters. Since real-time processing is a central part of the thesis, the need for hardware acceleration is elaborated next, where FPGAs are identified as the most suitable processing platform for this work.

2.1 5G-NR and beyond

The development of 5G-NR has been driven by three distinct use cases. These namely are enhanced Mobile BroadBand (eMBB), Ultra-Reliable and Low-Latency Communication (URLLC), and massive Machine-Type Communication (mMTC) [32, 33, 34]. The aim of eMBB is to enable applications such as streaming multimedia content, virtual reality, and more by providing high data rates. The International Telecommunication Union - Radiocommunication (ITU-R) distinguishes between the hotspot and wide area coverage case. Very high data rates are required in the former, and user mobility can be assumed to be low. An example of such a scenario is dense urban deployment. The data rate requirement might be lower in the wide area coverage case, but medium to high user mobility has to be supported. As the name suggests, the URLLC use-case has strict requirements on availability and latency. Example applications are Vehicle-to-everything (V2X) for autonomous driving, industrial automation,
real-time remote machine control, and more. Thirdly, mMTC describes a use case in which a large number of small, low-cost, and low-power devices exchange non-timing critical messages. Examples are Internet of Things (IoT) devices such as those used for home automation, consumer goods, etc.

Although 5G-NR introduces many changes in various domains from 5G-NR core network to the physical layer, commonly, the following three technologies are regarded as the main innovation to realise the ITU-R performance targets [34]:

- Massive MIMO for increased spectral efficiency and higher data rates,
- Network densification to support high data rates via local hotspots and small cells,
- New frequency bands in the mm-wave range for high throughput.

Similar to Long Term Evolution - Advanced (LTE-A), OFDM was chosen as the waveform for downlink in 5G-NR. For the uplink, OFDM with or without Fast Fourier Transform (FFT)-precoding is available [32]. However, a flexible numerology is introduced, which allows choosing one of seven SCSs between 15 kHz and 960 kHz [35].

This thesis focuses on the signal detection problem in massive MIMO and OFDM. Both technologies are integral parts of the 5G-NR physical layer and will likely also play an essential role in future mobile communication systems. Many machine learning algorithms have been recently proposed for these problems, and some researchers expect ML to become an important technique in future networks [12, 13, 36].

## 2.2 Orthogonal Frequency Division Multiplexing

OFDM is a ubiquitous multi-carrier transmission scheme used in many communications systems ranging from IEEE 802.11 Wi-Fi to mobile communications in LTE and 5G-NR. An introduction to OFDM can be found in most textbooks (e.g. in [37, Chapter 12]). In LTE it is used in the downlink from the base station
to the UEs. In 5G-NR OFDM can be used for uplink and downlink. One of the main advantages of OFDM is its spectral efficiency due to the orthogonality of its SC and its resilience to multipath delay spread due to the introduction of long symbol times on multiple SC. Further, the modulation of the SC can be performed very efficiently in the digital domain via the Inverse Fast Fourier Transform (IFFT) transform as shown Section 2.2.1. The main disadvantage of OFDM is its high Peak-to-Average Power Ratio (PAPR), which makes power amplifier design difficult and introduces power inefficiencies. This is why in 5G-NR, other uplink modulation schemes are still allowed. Other techniques, such as signal shaping, can reduce the PAPR as well.

The resource grid as formed by OFDM in LTE and 5G-NR is shown in Fig. 2.1. The Resource Element (RE) is the fundamental time-frequency resource in the system consisting of one symbol at one SC. Multiple RE form a Resource Block (RB), which is typically the granularity in which resources are assigned to users. The SCS is an important parameter in the numerology of an OFDM system and indicates the signal bandwidth each signal modulated on a SC can occupy.

![Resource Grid in LTE and 5G-NR systems.](image)

**Figure 2.1:** Resource Grid in LTE and 5G-NR systems.
2.2.1 System Model

This section introduces a simplified OFDM system model and briefly explains its main building blocks. The digitally modulated signal $x \in \mathbb{C}^{M_{SC}}$ is provided as input to the OFDM baseband processor in the transmitter, where $M_{SC}$ is the number of data-carrying SCs in the OFDM system and $\mathbb{C}$ is the complex-valued symbol constellation. The modulation ranges from Binary Phase Shift Keying (BPSK) to high-order Quadrature Amplitude Modulation (QAM) constellation. Theoretically, they can be chosen individually for each SC; however, in practice, a more coarse approach is used.

The input signal $x$ consists of both data and pilot symbols. The pilot symbols are used for channel estimation, which aids the detection process. In mobile communications, the usage of pilot symbols for channel estimation is well established. The pilot symbols can be assigned in various ways to the resource grid as shown in Fig. 2.2.

![OFDM Pilot assignment in the resource grid](image)

**Figure 2.2:** OFDM Pilot assignment in the resource grid. Concept from [1].

A comb-type pilot assignment as shown in Fig. 2.2b is considered. It is defined such that

$$x[\{P\}_n] := Pilot[n]; \quad n \in \{1, ..., M_p\}, \quad (2.1)$$

$$x[\{D\}_n] := Data[n]; \quad n \in \{1, ..., M_d\}. \quad (2.2)$$
2.2. Orthogonal Frequency Division Multiplexing

Where $M_p$ is the number of pilot symbols in the Pilot vector and $\mathcal{P} = \{1, P_f, 2P_f, M_pP_f\}$ are the equidistant indices of the pilots spaced on the frequency axis by $P_f$. In a similar way, the data indices are given by $\mathcal{D} = \{1, \ldots, M_{SC}\} \setminus \mathcal{P}$. In LTE a lattice-type arrangement is used [19, chapter 8].

OFDM processing is performed in the digital baseband processor and can be divided into frequency- and time-domain processing as shown in Fig. 2.3. The first processing step on the input signal $x$ is to add guard band SCs to form the signal $x_{GB}$. To the signal $x$, $M_{GB}$ zeros are prepended and appended. The guard bands are important as they prevent interference with neighbouring channels.

![Figure 2.3: Signal processing chain in an OFDM system including the Radio Frequency (RF) frontend, the channel, and the channel estimation and signal detection.](image)

Next, the signal $x_{GB}$ is transformed from a serial to a parallel representation so that it can be provided as the input to the IFFT-block. In the IFFT, the transmit vector is mapped to $M_{SC}$ equally spaced sub-carriers. In addition, the Cyclic Prefix (CP) is added

$$x_{CP}[k] = \frac{1}{\sqrt{M_{SC} + M_{GB}}} \sum_{n=0}^{N-1} x_{GB}[n] e^{j2\pi(n-M_{CP})/M_{SC}+M_{GB}}, \quad (2.3)$$
2.2. Orthogonal Frequency Division Multiplexing

where \( k \in \{0, ..., M_{SC} + M_{GB} + M_{CP} - 1\} \) and \( M_{CP} \) is the cyclic prefix duration in samples [38]. After passing through the digital and the analogue front-end, which might perform more transformations on the signal, it passes through the channel. In the channel, the transmit signal \( x_{TX} \) is convolved with the channel impulse response \( h \) and the noise \( n \) is added, forming the receive signal

\[
y_{RX}[k] = x_{TX}[k] \ast h[k] + n[k].
\] (2.4)

On the receiver side, Eq. (2.3) is reversed by removing the cyclic prefix and then performing an FFT to recover the complex frequency domain symbols \( y_{GB} \). Following that, the guard bands are removed, and the channel estimation and signal detection processes can start based on the signal \( y \).

2.2.2 Conventional Channel estimation

As pilot symbols are used for channel estimation, the estimation task consists of two parts. Namely, a.) estimation of the channel coefficient at the pilot carrying SC and b.) interpolation of the estimated channel coefficients to the data carrying SC.

For task a.), the Least Squares (LS) estimator and Minimum Mean Square Error (MMSE) estimator are most commonly used. In the frequency domain, an OFDM system containing only pilot symbols can be expressed as [39]

\[
\begin{bmatrix}
y[1] \\
y[P_f] \\
\vdots \\
y[P_f M_p]
\end{bmatrix}
= \begin{bmatrix}X[1] & 0 & 0 \\
0 & X[P_f] & 0 \\
\vdots & \vdots & \vdots \\
0 & 0 & X[P_f M_p]
\end{bmatrix}
\begin{bmatrix}g[1] \\
g[P_f] \\
\vdots \\
g[P_f M_p]
\end{bmatrix}
+ \begin{bmatrix}n[1] \\
n[P_f] \\
\vdots \\
n[P_f M_p]
\end{bmatrix}. \quad (2.5)
\]

The transmitted and known pilot symbols are stored on the diagonal of \( X \), the received signal is \( y \), the frequency domain channel response is \( g \), and the noise is \( n \). In matrix notation, this is
2.2. Orthogonal Frequency Division Multiplexing

\[ y[k] = X[k]g[k] + n[k], \]  

where \( k \in \{1, \ldots, M_P\} \) are the pilot carrier indices and \( g \) is the frequency response of the channel, i.e. the \( M_{SC} \)-point FFT of \( h \). The number of channel taps in \( h \) is given by \( M_L \). For this analysis, we let the mean of the frequency domain channel coefficients be zero \( E\{g\} = 0 \) and the variance \( E\{|g|^2\} = M_L \sigma_g^2 \). We assume \( n \) to be Additive White Gaussian Noise (AWGN) with zero mean and variance of \( E\{|n|^2\} = M_P \sigma_n^2 \). The channel coefficients and the noise are independent of each other.

The LS estimator, as formulated for the estimation problem in Eq. (B.8), can be rewritten for the above system equation Eq. (2.6) as

\[ \hat{g}_{LS} = \arg \min_g \|y - Xg\|_2^2, \]
\[ = (X^H X)^{-1} X y, \]
\[ = X^{-1} (X^H)^{-1} X^H y, \]
\[ = X^{-1} y. \]  

(2.7)

Since the matrix \( X \) is diagonal, the inverse can be easily obtained by forming the reciprocal of the diagonal entries. Similarly, the MMSE estimate of the channel can be obtained following the derivation in [39] and according to Eq. (B.12)

\[ \hat{g}_{MMSE} = E\{\|g - \hat{g}\|_2^2\} y \]
\[ = E\{gg^H\} E\{(yy^H)^{-1}\} y, \]
\[ = M_L \sigma_g^2 X^H (M_L \sigma_g^2 X^H + M_P \sigma_n^2)^{-1} y, \]
\[ = R_{gg} [R_{gg} + (XX^H)^{-1} M_P \sigma_n^2]^{-1} \hat{g}_{LS}, \]  

(2.8)

where the channel covariance is indicated by \( R_{gg} \).
2.2. Orthogonal Frequency Division Multiplexing

The second task for channel estimation in the frequency domain is to interpolate between the estimated channel values at the pilot positions. This process will obtain channel estimates at the data carriers. Depending on the pilot arrangement, different interpolation strategies might be used. In the simplest case, a block-type or comb-type pilot arrangement only requires interpolating across one dimension of the resource grid. In the lattice-type arrangement, 2D interpolation is required. One of the simplest interpolation techniques for comb-type pilot arrangements is linear interpolation, in which data carriers are estimated by

\[ \hat{g}[\{P\}_n + k] = \hat{g}[\{P\}_n] + \frac{\hat{g}[\{P\}_{n+1}] - \hat{g}[\{P\}_n]}{(k/P_f)}, \quad 0 < k < P_f, \quad n \in \{1, \ldots, M_p\}. \]  

(2.9)

Another, more accurate interpolation technique is second-order interpolation which interpolates by taking three neighbouring pilot locations into account [40]. Also, low-pass filtering approaches are common and easy to implement.

2.2.3 Conventional Signal Detection

The signal detection task in the frequency domain in OFDM (and in other systems) is often also referred to as equalisation. A simple one-tap detector will be sufficient if the channel is only slowly changing (i.e. the coherence interval is larger than the symbol time \( T_C \geq T_S \)). The Zero Forcing (ZF) detector can be formulated as [41, chapter 6.5]

\[ x[k] = g^{-1}[k]y[k], \quad k \in D. \]  

(2.10)

As shown in Appendix B.1.3, the ZF detector does not take noise into account, and the performance might suffer under noise enhancement in low Signal to Noise Ratio (SNR) scenarios. The MMSE detector is described as [41, chapter 6.5]
2.2. Orthogonal Frequency Division Multiplexing

\[ x[k] = g^*[k] \left( |g[k]|^2 + \frac{1}{SNR} \right)^{-1} y[k], \quad k \in D. \tag{2.11} \]

In very fast fading channels \((T_C \leq T_S)\), the channel changes significantly over the OFDM symbol duration. This results in InterCarrier interference (ICI) and using the simple one-tap equaliser results in performance degradation. Multi-tap equalisers can be constructed to cancel this interference. However, this scenario is not further considered in this thesis as it is unlikely to occur in 5G-NR systems.

2.3 Massive Multiple-Input Multiple Output (MIMO)

As mentioned above, massive MIMO is one of the most significant technological advancements in 5G-NR. The term "massive" thereby refers to the number of base station antennas. It is not clearly defined when a MIMO system can be categorised as massive MIMO, but base stations with 64 or more antennas are typically considered as such. Equipping the base station with this large number of antennas allows to realise one or more of the following benefits:

**Beamforming** describes the process in which the base station generates dedicated beams as a radiation pattern. Multiple beams can be generated and steered in space to target data transmission to the connected users. This technique allows realising a **beamforming gain** which improves the SNR as compared to omnidirectional antennas. In a similar way, as beams can be steered to users, the absence of radiation can be steered in order to avoid interference in a concept called **null steering**. A typical use case is to reduce inter-cell interference.

**Spatial Multiplexing** allows for higher data rates and higher spectral efficiency as each beam can carry distinct data at the same time-frequency resource. A downlink or uplink scenario with many single- or multi-antenna UEs can be an example.
2.3. Massive Multiple-Input Multiple Output (MIMO)

While the target of spatial multiplexing is high throughput, the orthogonal target of \textit{transmit diversity} is to implement reliable communication. Coding can be performed across the spatial dimension complementing any other coding applied.

2.3.1 System Model for massive MIMO detection

A generic massive MIMO system can be described as [31]

\begin{equation}
    y = H x + n.
\end{equation}

With the complex channel matrix $H \in \mathbb{C}^{M_R \times M_T}$ where $M_R$ is the number of antennas at the base station, and $M_T$ is the number of single-antenna UEs. The base station receives the signal vector $y \in \mathbb{C}^{M_R}$. The $M_T$ single antenna UEs transmit at the same frequency to form the transmit vector $x \in \mathbb{C}^{M_T}$. The noise vector $n$ consists of $M_R$ i.i.d. complex Gaussian entries such that $n \sim \mathcal{CN}_{M_R}(0, \sigma^2)$. We assume the condition for massive MIMO holds, where $M_T << M_R$ and where $M_R$ is sufficiently large. The symbol values each entry of $x$ can take are defined by the set $C \subset \mathbb{C}$ with $|C| = M_C$. The parameter $M_C$ describes the number of constellation points of a given modulation type on one axis of the complex plane, such that for symmetrical schemes $C_R = \Re(C_C) = \Im(C_C)$ and $|C_R| = M_C$. The number of bits contained in a symbol is $N_{\text{bits}} = \log_2(M_C \times M_C)$. For example, the QAM64 modulation has $M_C = \sqrt{64} = 8$ unique numerical values per axis in the complex plain and can transport $N_{\text{bits}} = \log_2(64) = 6$ bits per symbol.

The operating principle of a massive MIMO system is illustrated in Fig. 2.4. Each illustrated connection between each BS and UE antenna is represented by a complex-valued channel coefficient in the channel matrix $H$. Each column of $H$ holds all amplitude and phase values for one UE.
2.3. Massive Multiple-Input Multiple Output (MIMO)

Figure 2.4: Conceptual illustration of massive MIMO loosely based on [2]

Duplexing, Channel Reciprocity, and Channel State Information (CSI) Measurement

The frequency bands in 5G-NR are specified for one of two duplexing modes, namely Time Division Duplex (TDD) or Frequency Division Multiplexing (FDD) [42].

In FDD, two dedicated frequency bands are used for uplink and downlink, respectively. The base station sends Channel State Information - Reference Signals (CSI-RS) in the downlink. Based on this, the UE can assess the quality of the channel and report an index of a codebook in the uplink to suggest a precoding matrix. This is to avoid sending back an excessive amount of channel information in the uplink as each of the $M_T$ UEs would have to report back $M_R$ channel measurements. The CSI-RS is common to all users in the cell. In addition, Demodulation Reference Signals (DMRS) are sent per user to perform channel estimation and signal detection in the UEs. This two-stage scheme reduces the feedback overhead while providing good spectral efficiency [43].
2.3. Massive Multiple-Input Multiple Output (MIMO)

The orthogonal pilots in the uplink sent by the UE are named Sounding Reference Signals (SRS) in 5G-NR terminology. This information does not need to be relayed back to the UE as the massive MIMO detection process makes use of this CSI, and no precoding is required in the UE. A significant advantage for the spatial multiplexing massive MIMO technology is that MIMO processing is not required by the often power-constrained UEs. Especially for configurations with a large number of base station antennas, high user mobility, and high operating frequencies (FR2), the amount of required CSI feedback if such is provided might become too large in FDD mode.

In TDD mode, the same frequency band is used for uplink and downlink operation. It is typically assumed that the channel behaves similarly for uplink and downlink, i.e., a reciprocal channel. This significantly reduces the channel sounding overhead, as only $\frac{1}{M_T}$ SRS symbols are needed in the uplink. However, channel reciprocity might be impacted by RF impairments as the components of the transmit- and receive-chain are not identical in practice [44]. Further, in a scenario where each UE is equipped with multiple antennas, it might be advantageous to use a different number of antennas for reception and transmission. The number of transmit antennas might be reduced to reduce transmitter complexity and thereby save power [45]. TDD is typically the preferred mode of operation for the above reasons; however, with a peak power constraint and in a noise-limited scenario, FDD might deliver a 3 dB higher SNR [2]. This is simply because in FDD, the transmitter is continuously on, while in TDD, it is not used during reception.

2.3.2 Conventional Signal Detection

**Signal detection** describes the process of recovering the transmitted symbol in the receiver with the help of CSI. Signal detection is performed in the base station in the uplink case and in the UE in the downlink case. As mentioned above, **precoding** is the process of beam steering in the digital base station, which allows for massive MIMO benefits such as spatial multiplexing. **Beamforming** describes the same process; however, it is often applied to
systems which rely on analogue components as part of the steering process. A typical signal processing chain in a massive MIMO base station with OFDM processing is shown in the block diagram of Fig. 2.5. The MIMO detector is highlighted in light green and supported by the channel estimation block. On the right-hand side, the per-antenna processing steps are depicted schematically. This includes the Analog Front End (AFE), the Digital Front End (DFE), and OFDM processing. The OFDM block is similar as described in Section 2.2 and typically consists of CP removal and an FFT. In the central processing unit, each channel estimation and MIMO detection is performed on a per-subcarrier basis. When evaluating a deployed detector's computational complexity, this also needs to be considered. After MIMO detection, the per-user processes can be started. Therefore, the MIMO detector task can be seen as a mapping from the per-antenna domain to a per-user domain.

![Figure 2.5: Signal processing chain in the massive MIMO base station with OFDM processing [3]](image)

The detection problem can be formulated as a problem in Bayesian statistics:

\[
\hat{x}_{MAP} = \arg \max_{x \in \mathcal{C}} \frac{p(y|x, H)p(x)}{p(y)},
\]

(2.13)

where \( p(x|y, H) \) is the posterior probability, and \( p(x) \) is the prior. Since the value of \( p(y) \) is constant over the support of \( x \), it does not influence the output of the argmax-function. Eq. (2.13) can therefore be rewritten as

\[
\hat{x}_{MAP} = \arg \max_{x \in \mathcal{C}} p(y|x, H)p(x).
\]

(2.14)
2.3. Massive Multiple-Input Multiple Output (MIMO)

A reasonable assumption in practice is that all values of $x$ are equiprobable, i.e. the Probability Density Function (PDF) of $x$ is uniform over its support. This leads to the Maximum Likelihood (ML) detector:

$$\hat{x}_{ML} = \arg \max_{x \in C} p(y|x, H) = \arg \min_{x \in C} \|y - Hx\|_2^2$$  \hspace{1cm} (2.15)

Unfortunately, the computational complexity of a brute-force calculation of $\hat{x}_{ML}$ is prohibitive even for small system configurations as the number of possible arguments in the argmin-term is $(M_C)^{M_T}$.

Precoding and Signal Detection in 5G-NR

Since release 15, the 3rd Generation Partnership Project (3GPP) 5G-NR standards specify two supported codebook-based approaches. A codebook refers in this context to a predetermined precoding matrix used for the beamforming in the base station (Section 2.3.1 introduces precoding). The Type-I codebook approach targets a Single User MIMO (SU-MIMO) scenario where each time-frequency resource is scheduled for a single user [46]. The UE can indicate which precoding matrix it prefers via the Precoder-Matrix Indicator (PMI). Typically, a large number of parallel data streams are provided via spatial multiplexing to the single UE. Each independent data stream is also called a layer in 5G-NR terminology. On the other hand, a Type-II codebook targets a Multi User MIMO (MU-MIMO) scenario in which multiple users receive a smaller number of layers per user on the same time-frequency resource. The precoder indication in both types can only be understood as a recommendation by the UE. The actually used precoder can be freely determined by the BS [32]. At the time of writing, 3GPP Release 18 (5G-NR advanced) is under discussion. An overview of the activities, including massive MIMO, can be found in [46, 47].
2.3. Massive Multiple-Input Multiple Output (MIMO)

Linear Detection

Linear detection is characterised by the goal of finding a matrix $W$ which is multiplied with the received vector $y$ in order to estimate $\hat{x}$:

$$\hat{x} = Wy = W(Hx + n) = WHx + Wn; \quad (2.16)$$

In the simplest case, $W_{\text{MRC}}$ can be set to $H^H$ to implement the **Maximum Ratio Combiner (MRC)**. This method is also called matched filtering. The diagonal elements of the Gram matrix $G_T = H^H H$ hold the channel transmit power and phase shift. As the name suggests, MRC estimates $\hat{x}$ by scaling the transmit symbols according to their power by compensating for phase shifts. This method is sub-optimal if more than one UE is connected, as it cannot eliminate inter-user interference.

On the other hand, the **ZF** detector eliminates inter-user interference completely. The ZF detector can be derived for the massive MIMO case similar to Eq. (B.6) to Eq. (B.8). Alternatively, it can be derived by multiplying $H^H$ to the system equation Eq. (2.12), thereby forming the invertible Gram matrix in the term containing $x$.

$$H^H y = H^H Hx + H^H n = G_T x + H^H,$$
$$G_T^{-1}H^H y = x + G_T^{-1}H^H n \quad (2.17)$$

The matrix $G_T^{-1}H^H$ is commonly known as the Moore–Penrose pseudoinverse. By setting $W_{\text{ZF}} = (H^H H)^{-1}H^H$ the ZF detector is implemented. Although inter-user interference is eliminated, the noise term is not considered for detection. In fact, the noise can be amplified by this processing which degrades the performance in low SNR conditions. This motivates the **MMSE** approach,
2.3. Massive Multiple-Input Multiple Output (MIMO)

which can trade off interference cancellation and noise amplification. Taking
the noise into account, the detector finds the matrix $W_{MMSE}$, which minimises
the mean of the square error between $Wy$ and $x$. From Eq. (B.12), following
[48, chapter 2], the MMSE detection matrix can be derived as

$$W_{MMSE} = \mathbb{E}\{xy^H\}\mathbb{E}\{(yy^H)^{-1}\},$$

$$= (E_sI_T)H^H(E_sI_T)^{-1}(HH^H + IR\sigma^2E_s^{-1})^{-1}, \quad (2.18)$$

$$= H^H\left(HH^H + IR\sigma^2E_s\right)^{-1}.\quad (2.19)$$

The expected value of the first term in the first line in Eq. (2.18) is

$$\mathbb{E}\{xy^H\} = \mathbb{E}\{x(Hx + n)^H\},$$

$$= \mathbb{E}\{xx^H\}H^H + \mathbb{E}\{xn^H\},$$

$$= (E_sI_T)H^H.\quad (2.20)$$

As the entries of $x$ are assumed to be independent of each other, the auto-
correlation matrix is diagonal with the mean transmit power of the symbol
constellation $E_s$ on the diagonal. There is no correlation between the transmit
symbol and the noise vector. The expectation value of the second term in line
one of Eq. (B.12) is

$$\mathbb{E}\{yy^H\} = \mathbb{E}\{(Hx + n)(Hx + n)^H\},$$

$$= H\mathbb{E}\{xx^H\}H^H + 2\mathbb{E}\{nx^H\}H^H + \mathbb{E}\{nn^H\},$$

$$= (E_sI_T)HH^H + IR\sigma^2.$$
2.3. Massive Multiple-Input Multiple Output (MIMO)

Since the noise vector $n$ is drawn from a Gaussian distribution with noise variance $\sigma^2$, the expectation value of the covariance matrix has $\sigma^2$ on its diagonal and is zero elsewhere. As it will be used later, it is worth noting the identity

$$H^H \left( HH^H + I_R \frac{\sigma^2}{E_s} \right)^{-1} = \left( H^H H + I_T \frac{\sigma^2}{E_s} \right)^{-1} H^H. \quad (2.21)$$

From a computational complexity perspective, the right-hand-side form is preferred as the number of multiplications for $(H^H H)H^H$ is $2M_R M_T^2$ while for $(HH^H)H^H$ it is $2M_R^2 M_T$. This difference is significant for $M_R >> M_T$, as in the massive MIMO case.

Due to the law of large numbers, the linear detection algorithms can theoretically perform near to optimum if the number of base station antennas is very large [49, chapter 3.3]. However, in practice, the number of base station antennas is limited, and realistic channels might be challenging to handle for linear detectors. Further, the linear ZF and MMSE detectors require a matrix inverse per channel realisation. As the system size and, in particular, the number of connected users grows, this can become infeasible. Inverting these matrices directly is usually not required. The inverse can be approximated with a Neumann series or polynomial expansion. Alternatively, it can also be decomposed via a modified QR-decomposition or Cholesky-decomposition, which then allows the set up of a signal detection process based on the decomposed matrix products [3]. Although this processing helps with the computational complexity, it can only reach the MMSE performance. The investigation of non-linear, potentially iterative detectors is motivated by finding methods which deliver higher performance at a reasonable computational cost. Iterative detectors are introduced in Section 3.2. For a comprehensive survey of massive MIMO detection techniques, the interested reader is referred to [50].
2.4 Machine Learning Fundamentals

The terms **Artificial Intelligence (AI)**, **Machine Learning (ML)**, and **Deep Learning (DL)** are often used interchangeably; however, they describe different things. AI is the broadest term, and one definition could be a computing system capable of performing intelligent actions on a given task. ML is a subset of AI and describes a set of algorithms that can learn from experience (i.e. from data supplied to them). In the 2010s, computing power reached levels which allowed the training of deep and complex Artificial Neural Networks (ANN) and the idea of Deep Learning (DL) emerged. DL has become one of the most successful and ubiquitous ML techniques. Since the networks contain many layers, they tend to be very computationally and memory intensive.

This work mainly uses the term ML, as it provides the right breadth of the topics discussed without being too specific or general. ML has been applied to a multitude of tasks, such as image recognition, natural language processing, machine translation, and many more [51, chapter 5.1]. These tasks can be grouped into ML problem classes. Well-known problem classes are classification, regression, and synthesis. The detection process in a communication system can also be formulated as a classification or regression problem and is discussed next.

### 2.4.1 Components of an ML Algorithm

The simplest model of a communication system may be given by

$$y = g(x); \ x \in \mathcal{C},$$

(2.22)

where $x$ is the transmit data at the transmitter and $g(\cdot)$ is the channel which might consist of linear alterations (e.g. channel gains), non-linear alterations (e.g. power amplifiers, etc.) and noise such as thermal noise, interference, quantisation noise, thermal noise in components etc. The signal $y$ is what the receiver obtains. The signal detector can then be given by
where \( \hat{x} \) is the reconstruction of \( x \) based on the received signal \( y \) and the detector parameters \( \theta \). As with most machine learning algorithms, the detector task in Eq. (2.23) can also be analysed by describing its fundamental components, namely its dataset, model, cost function, and optimisation procedure [51, chapter 5.10].

Dataset

By the above definition, ML algorithms can learn from experience. The required experience is provided to the algorithm through training and test data. In this work, only supervised learning approaches are considered - even though it might be possible to set up the detection problem as an unsupervised learning method. In supervised learning, along with the training inputs, a ground truth label is also provided to the algorithm. In the above example, the training data might be a collection of \( y \) values with associated \( x \) labels.

The amount of available training data is limited in many applications. For example, a training dataset for image recognition might have to be labelled manually. The detection task in communications typically does not face this limitation. If the communication system is modelled well, an infinite amount of training- and test-data can be generated as desired. Section 4.2.5 elaborates on the importance of channel models in the massive MIMO case. Further data can be collected with every channel usage during the system’s deployment. The availability of training data is an advantage in developing ML detectors.
2.4. Machine Learning Fundamentals

Model

The function \( f(y, \theta) \) in Eq. (2.23) can be interpreted as a ML detector model, where \( \theta \) are the model parameters. The goal of the ML detector is to achieve high detection performance (i.e. few detection errors) at low cost in terms of computational complexity during deployment. This performance increase is typically realised by one of two alternative design paradigms: data-driven and model-driven designs.

In the **data-driven** design, little or no knowledge of the detection problem is preset in the detector before training. Common DL structures such as ANNs, Convolutional Neural Networks (CNN), and Recursive Neural Networks (RNN) are typically used as building blocks to implement the detector. Then, with a vast amount of training data, the detector learns the detection task. The universal approximation theorem of ANNs with hidden layers and non-linearities states that any continuous function on a closed subset of \( \mathbb{R}^N \) can be approximated with an arbitrarily small error by a neural network given enough hidden neurons [51, chapter 6.4.1],[52]. Examples of data-driven detectors can be found in [16, 53]. The data-driven approach might be appealing conceptually; however, it often suffers from high computational complexity.

**Model-driven** designs avoid this high complexity by building on the established results in communication science. Existing algorithms are extended by ML elements. Most commonly, some parameters of existing algorithms are optimised via ML, leading to higher detection performance. A model-driven design example can be found in [54].

Cost Function

The ground truth label is provided to the detector during training in supervised learning, and the cost function is defined by the **loss** and the model. In the simple example above, the loss can be defined as

\[
J(x, \hat{x}, \theta) = \text{loss}(x, \hat{x}) = \text{loss}(x, f(y, \theta)) = \text{loss}(x, f(g(x), \theta)).
\]  

(2.24)
A common and simple loss function is the Mean Square Error (MSE) defined as

\[
MSE = \frac{1}{N} \sum_{i=1}^{N} (x - \hat{x})^2.
\]  

(2.25)

Other terms might be added to the loss function to penalise certain properties or implement constraints. This is called regularisation. The process of obtaining the loss is often called **forward propagation**, as the inputs are passed to the network, and each layer computes its results successively.

**Optimisation**

The target of the optimisation is to minimise the loss

\[
\hat{x} = \arg \min_{\theta} J(x, \hat{x}, \theta).
\]  

(2.26)

Many optimisation algorithms have been proposed, and optimisation is an entire academic discipline. To illustrate the optimisation concept, the simplest version of an iterative gradient descent algorithm can be expressed as

\[
\theta_{i+1} = \theta_i - \epsilon \nabla_{\theta} J(x, \hat{x}, \theta_i) = 
\begin{bmatrix}
\theta_{i,1} \\
\theta_{i,2} \\
\vdots \\
\theta_{i,N}
\end{bmatrix}
- \epsilon 
\begin{bmatrix}
\frac{\partial J(x, \hat{x}, \theta_i)}{\partial \theta_{i,1}} \\
\frac{\partial J(x, \hat{x}, \theta_i)}{\partial \theta_{i,2}} \\
\vdots \\
\frac{\partial J(x, \hat{x}, \theta_i)}{\partial \theta_{i,N}}
\end{bmatrix},
\]  

(2.27)

where \( \epsilon \) is the step size, \( N \) is the number of model parameters, and the nabla operator (\( \nabla \)) takes the partial derivatives of \( J(\cdot) \) with respect to the current model parameters \( \theta_i \). The term **back-propagation** is often used to describe the process of the loss being propagated back in the model to compute the gradient with respect to the model parameters. In practice, the optimisation algorithm might have stochastic elements and might be more complex. A recently popular optimiser is Alternating Direction Method of Multipliers (ADMM) [55].
2.4.2 Artificial Neural Network (ANN)

ANNs have been used in many applications. Neurons are the fundamental computational unit in ANNs. The output of a simple neuron can be written as

$$\text{out} = \Phi \left( \sum_{i=1}^{N} (k_i \times in_i) + b \right).$$

(2.28)

Where $k \in \mathbb{R}^N$ is the weight vector, $in \in \mathbb{R}^N$ is the input vector, and $b$ and $out \in \mathbb{R}$ are the bias value and the neuron’s output respectively. The activation function $\Phi$ calculates the neuron’s output and is often a non-linear function. Common activation functions are Rectified Linear Unit (ReLU) and Sigmoid functions [56]. Multiple neurons can be connected to the same inputs. Such a grouping is often referred to as a layer, which can be expressed as follows

$$\text{out} = \Phi(K \times in + b),$$

(2.29)

where $K \in \mathbb{R}^{M,N}$ is the weight matrix, $b \in \mathbb{R}^M$ is a vector and the output $out \in \mathbb{R}^M$ is the output of all neurons in the layer. The number of neurons in the layer is $M$ and each is connected to $N$ inputs. In a fully connected network, each layer’s inputs are connected to the previous layer’s outputs or the network’s input in the case of the first layer. The last layer’s outputs are the neural network’s output. For a more thorough introduction to machine learning, the interested reader is referred to [51, 56].
2.5 The Need for Hardware Acceleration

Custom digital hardware development is an expensive and time-consuming process. Hardware architecture design, digital circuit implementation, digital circuit verification, and physical implementation on the chip via modern Very Large Scale Integration (VLSI) tools all need to be considered. For this reason, a clear need for custom hardware design must be shown to justify this approach. The following example lays out approximate requirements for signal detection in 5G-NR systems.

The symbol duration in LTE is \(\approx 66.67 \mu s\) [19] and for 5G-NR it can be as low as \(\approx 4.17 \mu s\) [32, Chapter 5]. The number of data-carrying SCs in LTE is up to 1200, and in 5G-NR, it is up to 3300 with a limitation of maximum 400 MHz of total bandwidth. The 3GPP technical specification TR 38.913 defines the target for user plane latency depending on the use case. For enhanced mobile broadband (eMBB), this latency is defined as 4 ms in the downlink and 4 ms in the uplink. However, the processing delay for the base station is just one part contributing to the overall delay, and the standards do not provide delay requirements for sub-components such as detector circuits. In the 5G-NR numerology, one slot consists of 14 symbols in the case of regular cyclic prefix length [35]. The target delay for the base station processing is one slot, according to [57]. The duration of one slot depends on the SCS and ranges from 62.5 \(\mu s\) for a SCS of 240 kHz to 1 ms for a SCS of 15 kHz.

Central Processing Unit (CPU)

Table 2.1 provides an estimate of the maximum number of required signal detections per second for various 5G-NR OFDM numerologies. The number is between 49.5 and 396 million detections per second. In this very abstract case, no distinction is made between the uplink and downlink scenarios. The last row of the table shows for reference the number of clock cycles a scalar, 1 GHz Central Processing Unit (CPU) would have available per symbol detection. In this simple model, the CPU is assumed to be ideal, meaning one clock cycle equals one executed instruction without consideration of any effects such as
2.5. The Need for Hardware Acceleration

Table 2.1: Influence of selected 5G-NR numerology maximum number of required detections per second. The number of clock cycles in an ideal, scalar CPU per detection is very small.

<table>
<thead>
<tr>
<th>Numerology selection constant $\mu$</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subcarrier Spacing $SCS = 2^{\mu} \times 15$ kHz</td>
<td>15</td>
<td>30</td>
<td>60</td>
<td>120</td>
<td>240</td>
</tr>
<tr>
<td>Symbol Time [µs]</td>
<td>66.67</td>
<td>33.33</td>
<td>16.67</td>
<td>8.33</td>
<td>4.17</td>
</tr>
<tr>
<td>Maximum Bandwidth [MHz]</td>
<td>50</td>
<td>100</td>
<td>200</td>
<td>400</td>
<td>400</td>
</tr>
<tr>
<td>Maximum Number of SC</td>
<td>3300</td>
<td>3300</td>
<td>3300</td>
<td>3300</td>
<td>3300</td>
</tr>
<tr>
<td>Detections per second [Millions]</td>
<td>49.5</td>
<td>99</td>
<td>198</td>
<td>396</td>
<td>396</td>
</tr>
<tr>
<td>Number of clock cycles available per detection in an ideal, scalar 1 GHz processor</td>
<td>20.2</td>
<td>10.1</td>
<td>5.1</td>
<td>2.5</td>
<td>2.5</td>
</tr>
</tbody>
</table>

memory access, branching, etc. It shows how only a few clock cycles are available in that model. In particular, for massive MIMO, this number of clock cycles is entirely infeasible. Even using super-scalar CPUs, multi-core CPUs, and higher clock frequencies will not provide sufficient processing power.

Graphics Processing Unit (GPU)

GPUs are an alternative to CPUs, which can provide a much higher number of parallel computations. The number of peak operations per second in modern GPUs is in the order of $10^{12}$ operations. For example, Nvidia’s current flagship A100 tensor core GPU is marketed to provide up to 1248 Terra Operations Per Second (TOPS) with 8-bit fixed point precision [58]. These are ideal numbers; in practice, this throughput can typically not be reached. However much throughput GPUs provide, the latency is typically in the order of a few milliseconds at best. For many applications, this is acceptable, such as for AI training or picture classification. A fundamental design principle of GPUs is that multiple threads run on one so-called “Streaming” Multiprocessor (SM) (i.e. one physical execution unit). Even though entire memory hierarchies are implemented, often, these threads need to access the main memory. This introduces considerable latency. However, since multiple threads are scheduled on the same physical resource, the SM can switch to a different thread while the data is retrieved. This is called latency hiding, and it allows achieving high throughput even though access to the main memory takes time [59]. The downside of this approach is high latency.
2.5. The Need for Hardware Acceleration

The work in [60] implements a classical massive MIMO detector on two 1 GHz Nvidia GTX 980Ti graphics cards. Among others, a conjugate gradient descent algorithm is implemented. It consists of calculating $y_{MRC}$, $G_T$, the MMSE matrix, and the conjugate gradient solver. Results are shown for 128 subcarriers in a system configuration of 128x16 antennas and a modulation type of QAM16. The sum throughput on both GPUs is 286.57 Mbit/s with 3.66 ms latency. This is an impressively low detection latency for GPU processing; however, assuming a SCS of 15 kHz, the latency is $\approx 55$ symbols. For a SCS of 240 kHz, the latency is $\approx 878$ symbols. This is for a relatively small number of users, with only 128 SC and making use of two GPUs.

Similar limitations can be expected in ML-specialised chips such as Tensor Processing Units (TPU). On top of that, the processor is specialised to ML workloads only, which might make it difficult to implement other workloads such as model-driven detectors.

**Application Specific Integrated Circuit (ASIC)**

Standard-cell ASICs are the best choice from a throughput, performance, and power perspective. Further, the digital logic, memory hierarchy, and interface can be freely designed. The downside is, of course, the enormous engineering effort and production cost. This is often an uneconomic and unnecessary commitment for prototyping experimental, scientific digital circuits.

**Field Programmable Gate Array (FPGA)**

A much more suitable platform for prototyping are FPGAs. They provide a good trade-off between processing power and flexibility as they allow custom logic implementation. In contrast to ASIC implementations, the digital design is not implemented directly in transistor-level circuits. Instead, there are a number of predefined primitives implemented on an FPGA chip which can be "programmed" to perform the desired logic function. These primitives themselves are instead implemented via transistor-level circuits in an ASIC design flow. The user design is brought to the FPGA in an Register Transfer Level (RTL)
2.5. The Need for Hardware Acceleration

design flow. The disadvantage of FPGAs compared to ASICs is the overhead of the configurability. The number of physical transistor-level resources for a given logical functionality is much higher in the FPGA. This leads to higher silicon area and cost, higher power, and lower speed. However, these are often acceptable disadvantages to supporting rapid prototyping and benchmarking for scientific purposes.

FPGAs have another well-established field of application, namely, where high processing power is needed, while the number of deployed units is low. Also, the need for in-the-field updates once deployed is a driver for using FPGAs. In this case, ASIC development is especially uneconomical or unpractical. The deployment in 5G-NR base stations is such an application. This also supports targeting FPGAs in this project.

FPGAs allow the user to define large parts of the memory hierarchy and processing pipeline. This enables low detection latency compared to GPUs while maintaining high throughput. The recent work in [61] compares Nvidia’s T4 12 nm GPU with Intel’s 14 nm, AI-optimized Stratix 10 NX FPGA. The authors claim a 24x compute speedup on the FPGA in their ML workload. Also, a system-level performance comparison shows that the system latency in the FPGA is 10x smaller thanks to the 100 Gbps Ethernet interface.

A more detailed introduction to FPGA technology is presented in Appendix B.2. The FPGAs architecture, design primitives and a basic design flow are discussed.

2.5.1 Targeted platform and Circuit Metrics

For evaluation of the digital circuits presented in this thesis, Alpha Data’s ADM-XRC-9R1 System on Module (SoM) featuring the Xilinx XCZU-27DR-2-FFVE1156 RFSoC is targeted [7, 62]. The Xilinx RFSoC features eight 12-bit and 4 Giga Samples Per Second (GSPS) ADC blocks. Each block features hardened fil-
2.5. The Need for Hardware Acceleration

Table 2.2: Resources provided by the FPGAs in Alpha Data’s ADM-XRC-9R1 board [7].

<table>
<thead>
<tr>
<th>Device Family</th>
<th>RFSoC XCZU27DR [62]</th>
</tr>
</thead>
<tbody>
<tr>
<td>LUTs</td>
<td>425k</td>
</tr>
<tr>
<td>FFs</td>
<td>850k</td>
</tr>
<tr>
<td>DSP slices</td>
<td>4272</td>
</tr>
<tr>
<td>BRAM</td>
<td>1080 (38 Mb)</td>
</tr>
<tr>
<td>URAM</td>
<td>80 (22.5 Mb)</td>
</tr>
<tr>
<td>Distinguishing feature</td>
<td>RF chains, 4x ARM A53, 2x ARM R5</td>
</tr>
</tbody>
</table>
	ering, mixing, and downsampling circuits, allowing for direct sampling in the microwave bands. Similarly, eight 14-bit 6.554 GSPS DAC blocks are featured. This platform is highly suitable for 5G-NR base station deployment, among other applications. Its available resources are summarised in Table 2.2.

The usage of FPGA primitives is one of the main circuit metrics. The measurement is typically provided in the number of used Lookup Tables (LUT), Flip-Flops (FF), Digital Signal Processors (DSP), Block RAMs (BRAM), and Ultra RAMs (URAM).

Regarding circuit performance, latency and interval are core metrics. The latency describes the time from when all inputs are fully available to a circuit until it has produced all outputs completely. In synchronous circuit design, pipelining is an important technique to reduce the circuit’s critical path length and thereby allow high clock frequencies. This leads to long latency; however, once the pipeline is filled with data, a new output can be produced at the interval of the longest pipeline stage. We follow Xilinx terminology and name this delay the interval of a circuit. The reciprocal of the interval is the throughput in outputs per second.

Fixed-point numbers are useful in Xilinx FPGAs as they can be implemented efficiently. Background information on fixed point numbers can be found in Appendix B.2.3. This work used the following notation as a convenient way to indicate the fixed point format: S IL.FL. If a number is unsigned, the signed bit is not needed, and the format is indicated as IL.FL. For example, a signed fixed-point number with a total of 12 bits, six integer bits, and five fractional bits
2.5. The Need for Hardware Acceleration

is indicated as S6.5. An unsigned fixed-point number with 12 integer bits and three fractional bits is 12.3. The **Most-Significant Bit (MSB)** marks the bit with the largest contribution to the binary number. The **Least-Significant Bit (LSB)** is the bit with the smallest contribution in the binary number.

**Power consumption** is not reported in this thesis since the power numbers highly depend on the placement and routing of a block. Without the surrounding blocks and the system level FPGA design, the placement and routing will vary, and accurate power numbers will be challenging to obtain. Approximate, high-level power estimation is possible and scales approximately with the number of resources used. To avoid providing misleading numbers, we forego reporting these approximations. Also, much work in the literature to which we compare our designs does not provide these numbers, giving our power numbers limited expressiveness.

2.6 Summery

This chapter provided background information aiding the understanding of the rest of the thesis. First, fundamental principles in communication and the task of signal detection were introduced. Then, the OFDM and massive MIMO detectors with the corresponding system models were discussed. The high computing requirements for real-time processing of detection in LTE and 5G-NR were laid out in Section 2.5. Based on this, FPGAs have been found to be the most suitable platform as they offer the benefits of custom logic design at a reasonable cost.

The following chapters use this background information to develop real-time capable neural network detectors from ML algorithm design to digital circuit implementation. In the following Chapter 3, we will develop one of the first real-time neural network OFDM detectors. Algorithmic improvements of the neural network, neural network simplifications, accelerator design considerations, and finally, an FPGA implementation with in-depth profiling follow.
3.1 Introduction

One modulation technique of high interest is Orthogonal Frequency-Division Multiplexing (OFDM), as it is used in many communication systems such as in the downlink of LTE [19], in the downlink of 5G-NR, and optionally in the uplink of 5G-NR [20]. Various proposals to perform machine learning-based channel estimation and signal detection in an OFDM system have been made, showing increased detection performance as compared to traditional methods. However, real-time processing is rarely considered and will be at the centre of the investigation in this chapter. The presented research ranges from algorithmic improvements to digital circuit design.

An overview of the state-of-the-art ML detectors for OFDM is provided in Section 3.2. A promising proposal for a joint OFDM channel estimator and signal detector is presented in [16]. It is a good example of a data-driven approach, provides good performance gains over conventional algorithms, and its implementation is conceptually simple. Throughout this chapter, we often speak of the signal detector; this implicitly also includes the channel estimation, as the joint approach cannot be separated in the design. The detector is implemented as an ANN.
3.1. Introduction

Despite the algorithmic advancements, the deployment of neural networks in actual receiver hardware has been very limited. In [22], an autoencoder is used in an over-the-air OFDM system. The autoencoder is first trained offline with a mathematical channel model and then deployed via two SDRs. In the deployment stage, the SDRs act as front ends, and the online training and neural network inference are performed on GPUs. However, the inference is not performed in real-time, and the feasibility of the hardware setup for actual real-time deployment is not assessed.

We notice a lack of real-time processing of neural-network-based communication systems in the literature. The here used definition of the term real-time is provided in Section 1.1.2. Real-time processing is challenging as the model complexity of many proposed neural network receivers is infeasibly high. Also, the throughput and latency requirements of communication systems are challenging. In the LTE downlink, the OFDM SC spacing is 15 kHz which leads to a symbol duration of \( \approx 66.7 \mu s \) [19]. With the new numerologies of up to 240 kHz SC spacing in 5G, the symbol duration can be as low as \( \approx 4.17 \mu s \) [20]. It is not strictly required to process each symbol within one symbol time; however, latency is a major performance metric of any receiver.

FPGAs are popular for implementing neural network inference due to their programmability, comparatively low power, and cost. They are suitable for prototyping neural network accelerators, as noted in Section 2.5. Many accelerator designs have been proposed in the literature for general-purpose neural networks in recent years. Multiple factors determine the optimal accelerator design, including the neural network type, the chosen loop unrolling strategy, the on-chip and off-chip memory characteristics, the available computing resources, and more. However, a typical accelerator will have common elements such as on-chip buffers, computational units, control logic, host interfaces, and memory interfaces. Surveys on neural network FPGA accelerators can be found in [63] and [64].
3.1. Introduction

3.1.1 Contribution

A novel neural network structure for joint OFDM signal detection and channel estimation in the receiver is proposed in Section 3.3.1. The algorithmic exploration undertaken in this work is loosely based on [16]; however, the new neural network structure significantly reduces the computational complexity and memory requirement, making real-time processing possible.

To further reduce the memory requirement, the methods of deep compression are evaluated and applied to the neural network [65]. Deep compression seeks to reduce a given neural network’s memory requirement by applying three techniques: 1) quantisation, 2) pruning, and 3) Huffman coding. Quantisation means to represent weights with a low number of bits while maintaining accuracy (Section 3.3.3). Pruning eliminates small weight values which do not contribute much to the network’s output (Section 3.3.4). Huffman coding compresses a stream of weights by taking the probability of each word and assigning shorter codes to more likely occurring words (Section 3.4.1).

Based on the algorithmic improvements and the findings on deep compression, a custom hardware accelerator is designed. This accelerator can process one or more neural network detectors. It supports small batch processing, superscalar Huffman decoding and branching neural networks, making it ideal for the detector workload (Section 3.4 and Section 3.5).

In short and to the best of our knowledge, we implement the first real-time neural network OFDM detector, enabled by:

- Memory reduction by a.) improved neural network structure and b.) compression of the network
- A real-time capable hardware accelerator tailored specifically to the signal detector workload

The developed design could replace the detector and channel estimator blocks in Fig. 2.3 without major changes in the receiver architecture. As the proposed detector does not need to be trained on a specific channel realisation no online training is required. This allows us to simply replace the classical channel
3.1. Introduction

estimator and detector blocks with the proposed design in the receiver. However, long-term channel changes might also necessitate a background training process for the receiver. The investigation of such requirements is required in future work. The training can be detached from the embedding of the signal detector in the reception chain; however, an easy way to change the neural network receiver's weights needs to be provided to facilitate this. As a first step, the here presented work only considers the Intellectual Property (IP) design of the receiver. The integration into a receiver has to be considered in future work.

The reported neural network, accelerator design, and the results are covered by the publication in [27]:


3.2 State of the Art

One of the first neural network-based OFDM detectors was proposed as an autoencoder, capable of inserting pilot symbols as required [66]. The work follows a hybrid approach where neural networks individually encode and decode data for each SC before passing it to traditional OFDM blocks. The transmitter modulates the data via Inverse Discrete Fourier Transformation (IDFT), and a cyclic prefix is added. In the receiver, these steps are reversed, and the decoder neural network is invoked on a SC basis. The insertion of pilots based on requirement is impressive; however, the approach faces scalability issues. First, the computational complexity is very high with $\approx 400k$ parameters per SC. Second, the setup with messages and one hot encoding of these messages is not scalable, and only Quadrature Phase Shift Keying (QPSK) modulation has been tested. An overview of the most influential ML OFDM receivers is
3.2. State of the Art

Autoencoders for more general communication systems were among the first proposals of using ML for communication tasks [53]. Over-the-air communication of such a design with programmable radio platforms and GPUs for training has been shown [22].

A receiver-only neural network is presented in [16], which we call Fully Connected Deep Neural Network (FCDNN). The authors present a comb-type OFDM system with fixed positions of pilots across the frequency axis. The channel estimation and signal detection are performed simultaneously in a single neural network for eight SCs. This work incorporates minimal assumptions about the underlying communication system, and the detector is purely based on Fully Connected (FC) layers. The detector shows clear performance improvements compared to classical MMSE detection, particularly under difficult system configurations such as omitted cyclic prefix, clipping, and distortions of the transmit signal.

A model-driven design for OFDM detection was ComNet [24]. It is inspired by simple, commonly used linear processing algorithms for channel estimation and signal detection. Namely, LS channel estimation and ZF signal detection. ComNet provides the solutions of these simple detectors as initial values to neural networks, which refine and improve the result. For channel estimation, a simple, fully connected layer is used as a refinement network, while for detection, multiple Bi-directional Long Short-Term Memory (LSTM) neurons in combination with a FC layer are used. ComNet supports QAM64 modulation types, where each output bit is mapped to one neuron with a sigmoid activation function. This leads to the number of output neurons being $N_{SC} \times \log_2(\mu^2)$, where $\mu^2$ is the number of constellation points in the modulation scheme.

The work in [67] introduces the Deep Complex-valued Convolutional Network (DCCN) architecture for channel estimation and signal detection. As the name suggests, it uses the expressiveness of complex-valued neural networks and relies on convolutional operations. It uses the convolution operations in a natural way to replace classical Discrete Fourier Transformation (DFT) and IDFT operations, thereby making them learnable. Further dense, complex lay-
3.2. State of the Art

ers are introduced to implement common tasks such as channel estimation and detection. The architecture outperforms classical Linear Minimum Mean Square Error (LMMSE) estimation and detection techniques in Rayleigh fading channels. The exact number of parameters or required operations per SC is not reported; however, as the network consists of multiple convolutional layers and fully connected layers, the number of operations is certainly considerable.

Another detector called **SwitchNet** is proposed in [67]. Observing a diverging over-the-air performance of ComNet from offline training inspires SwitchNet's architecture. The Channel estimation part of the receiver is initialised with the LS estimate before going into multiple refinement networks. The outputs of refinement networks are weighted by simple scalar parameters before being summed up to the final output. During deployment, only these scalar parameters are trained online. The work provides a detailed comparison between SwitchNet, ComNet, and the DNN of [16] in terms of offline and over-the-air detection performance, computational complexity, and more. The computational complexity of SwitchNet in the considered scenario is \( \approx 13 \times \) smaller than in [16]. The receiver is accelerated via GPU; however, it is not real-time capable.

The work in [23] uses a different ML concept, namely, **Echo State Network (ESN)** from the domain of reservoir computing. ESNs are capable of processing temporal information and can outperform RNNs in certain tasks. The key idea is to provide a reservoir of states which are initialised at random and have connections with random strengths to each other. Inputs are mapped via input weights to the reservoir, and outputs are generated via output weights from the reservoir. During training, merely the output weights are trained, making for efficient training and low complexity. In [23], a 4x4 OFDM-MIMO system with 64 SC and 100 symbols per frame is evaluated. Detection performance is evaluated offline and compared to classical methods such as LMMSE. Unfortunately, no comparison with any of the above detectors is provided. Next, the design implements a SDR frontend and FPGA backend real-time detector setup. The over-the-air performance is evaluated in multiple Line Of Sight
(LOS) and non-LOS scenarios. The proposed ESN detector outperforms the LMMSE detector by a small margin in all scenarios. The FPGA accelerator details are not reported in detail, presumably for brevity reasons, as the work is already quite extensive.

![Diagram showing the development of OFDM detectors over time]

**Figure 3.1**: Overview of recently proposed ML OFDM detectors, including the most important citations as arrows and the year of publication on the right-hand side.

A survey laying out opportunities and challenges for deep learning in the physical layer can be found in [14]. Yao et al. describe applications in the 5G Radio Access Technology Layer [69]. Broader surveys on machine learning in communications, which also include the physical layer, are presented in [9] and [70].

The remainder of this chapter is loosely based on the work in [16] for various reasons. First, it was one of the most advanced and first neural network detectors at the time of researching the real-time detector approach. Second, it is a purely data-driven detector approach, and it is of interest to optimise and profile such a detector for real-time deployment. Third, it is one of the few works using more advanced channel models (WINNER II in this case), and it shows good detection performance in terms of Symbol Error Rate (SER). Also, the FC layer structure simplifies the development of an FPGA accelerator.
3.3 OFDM Neural Network Detector

A basic OFDM system model has been introduced in Section 2.2.1. In LTE and 5G-NR, symbols are arranged along the time- and frequency axis, forming a resource grid as shown in Fig. 2.1. To acquire channel state information, known reference symbols (i.e. pilot symbols) are typically embedded in equidistant intervals in the resource grid. The receiver uses these reference symbols to estimate the channel and aid symbol detection. The neural network proposed in Subsection 3.3.1 jointly handles these two tasks. For a more detailed introduction to OFDM, channel estimation, and signal detection, we refer the interested reader to the standard literature (e.g. [71]).

3.3.1 Detector Architecture

The receiver signal $y \in \mathbb{C}^{M_{SC}}$ holds one complex-valued entry for each SC as introduced in Section 2.2.1. Since the positions of the pilot symbols are known in the receiver, the channel can be estimated at these SC. Based on this, the channel can be interpolated and estimated at data-bearing SCs. Classical channel estimation approaches are briefly discussed in Section 2.2.2. Classical OFDM signal detectors are reviewed in Section 2.2.3.

Most machine learning frameworks, such as Tensorflow, are based on real-valued calculations. To allow the real-valued neural network to perform detection and channel estimation, the complex-valued receiver signals are converted to a real representation by interleaving real and imaginary values:

$$y_{\text{real}}[2i] := \Re(y[i]); \ i \in \{1, ..., M_{SC}\}$$  \hspace{1cm} (3.1)

$$y_{\text{real}}[2i + 1] := \Im(y[i]); \ i \in \{1, ..., M_{SC}\}$$  \hspace{1cm} (3.2)

Where $y_{\text{real}} \in \mathbb{R}^{2M_{SC}}$ is the real input vector. The neural network then recovers an estimate of the transmitted symbol.
3.3. OFDM Neural Network Detector

\[ \hat{x} = f_{NN}(y_{\text{real}}). \] (3.3)

The target of the neural network, thus, is to recover the transmit vector \( x \) with as few errors as possible. The detector is inspired by the work in [16] and consists of multiple fully connected neural network layers. The detection task only requires neural network inference during deployment. A batch-wise inference algorithm of a fully connected neural network is shown in Algorithm 1.

The number of layers is given by the parameter \( M \), and the number of neurons per layer is \([N_1, \ldots, N_M]\). Further, the number of elements in the input equals \( 2M_{SC} \), and the activation function is given by \( \Phi_m(\cdot) \). Each layer might use a different activation function, which is indicated by the suffix \( m \).

**Algorithm 1**: Inference in a multi-layered, fully connected neural network considering multiple input samples in a batch

```
input : Data: multiple \( x \in \mathbb{R}^{2M_{SC}} \)
input : Weights:
\[ W = \{ W_1 \in \mathbb{R}^{2M_{SC}, N_1}, W_2 \in \mathbb{R}^{N_1, N_2}, \ldots, W_M \in \mathbb{R}^{N_{M-1}, N_M} \} \]
input : Bias: \( B = \{ b_1 \in \mathbb{R}^{N_1}, b_2 \in \mathbb{R}^{N_2}, \ldots, b_M \in \mathbb{R}^{N_M} \} \)
output: multiple \( y \in \mathbb{R}^{N_M} \)

\[ Z = \{ z_0 \in \mathbb{R}^{2M_{SC}}, z_1 \in \mathbb{R}^{N_1}, \ldots, z_M \in \mathbb{R}^{N_M} \}; \] // Intermediate signals

foreach \( x \) do // Batch Loop

\[ z_0 \leftarrow x; \]

for \( m \leftarrow 1 \) to \( M \) do // Layer Loop

for \( n \leftarrow 1 \) to \( N_M \) do // Neuron Loop

\[ Z_{m,n} \leftarrow 0; \]

for \( i \leftarrow 0 \) to \( N_{M-1} \) do // Input Loop

\[ Z_{m,n} \leftarrow Z_{m,n} + Z_{m-1,i} \times W_{m,n,i}; \]
end

\[ Z_{m,n} \leftarrow \Phi_m(Z_{m,n} + B_{m,n}); \]
end

\[ y \leftarrow Z_m; \]
end
```
The detector in [16] follows the processing scheme in Algorithm 1 exactly. It receives as input 64 SC and produces the detection result of eight selected SC via five FC layers of size 256, 500, 250, 120, and 16, respectively. For broader system bandwidths, multiple detectors have to be implemented, each with multiple narrow-band reception chains on the system level. This is not ideal, as multiple narrow-band reception chains are required on the system level. Systems with more SC have been tried in our training setup but showed a loss in performance. This is one of the main limitations of the approach and is further discussed in Section 3.7.

Algorithmic Complexity Reduction

Especially for FC-layer-based detectors, the number of neurons in the detector determines its complexity as each neuron increases the number of required weights in its input and output weight matrix. This causes issues as weight storage capacity and transmission throughput are limited. Also, some performance metrics, such as resource usage or throughput, will be impacted. It is, therefore, desirable to reduce the number of required neurons as much as possible.

We propose to share the first two layers of the neural network detector and then branch out into the last two layers for each set of SC, as seen in Fig. 3.2. Each of the $M_D$ detectors processes $M_B \times M_S$ SC. Where $M_B$ is the number of branches in one detector, and $M_S$ is the number of SC processed per branch. An entire neural network must be deployed in [16] for detecting eight SC, leading to many neural network weights. The idea is to allow the first two layers to learn shared features between all the detected SC and to learn individual properties per branch in the last two layers.

To support this hypothesis, we trained a neural network in which the first two layers are split, and multiple independent networks are formed such that the sum overall complexity of the neural network is the same as the proposed branching neural network. In this case, a complete loss of performance is observed. This indicates that the first two layers in the branching neural network
3.3. OFDM Neural Network Detector

Figure 3.2: Neural network receiver structure consisting of $M_D$ detectors, each consisting of a branching neural network. On the right, the computational graph of one neuron is highlighted.

can indeed extract common features important to the detection in all branches. The branching neural network takes advantage of this observation, and our experiments show similar performance of this architecture and the architecture presented, in [16], while complexity is significantly reduced.

The number of SC per branch is chosen to be eight (denoted by $M_S = 8$), and the number of branches per detector is eight as well (denoted by $M_B = 8$), leading to 64 SC to be processed per detector. Each detector is completely independent of the other detectors and has its own reception chain, as outlined in Fig. 3.2. For the hardware implementation of the receiver, $M_D$ parallel neural network detectors are considered, of which each is processing independent SC. We evaluate our design by choosing $M_D$ to be equal to or less than 19, which gives a maximum total of 1216 SC processed. Not considering the
16 last SC of the 19th detector, this results in 1200 effective SC, and the sum-bandwidth of the occupied channels is 18.015 MHz, including the Direct Current (DC) SC. This means that the 19 detectors can cover all standard bandwidths as specified in LTE.

3.3.2 Training Setup

The resulting graph for each detector has multiple outputs, and for each of the $M_B$ branches, a mean square error loss value is calculated as

$$L_b = \frac{1}{2M_S} \sum_{n=1}^{2M_S} (\hat{x}_b[n] - x[b \times 2M_S + n])^2$$

where,

$$\hat{x}_b[n] = \hat{x}[b \times 2B_S + n], \quad n \in \{1, \ldots, 2M_S\},$$

for $b \in \{1, \ldots, M_B\}$, and where $\hat{x}$ is the estimated symbol value (i.e. the neural network output). The symbol initially sent by the transmitter is $x$ (i.e. the training label). The loss functions are summed to calculate the total loss as used in the optimisation algorithm as

$$L_{total} = \sum_{b=1}^{B} L_b.$$  \hfill (3.6)

We train only one detector for 64 SC for simplicity in our experiments. However, the proposed hardware accelerator can accelerate multiple detectors with distinct trained weights and activations. Results on performance and memory reduction are presented in Subsection 3.6.2.

The channel model used for training is WINNER II and has been taken from [72]. The noise in the channel $n$ is added to each sample and assumed to be AWGN with the standard distribution of $N_0/2$. 

3.3. OFDM Neural Network Detector

The structure of the used OFDM system for training and evaluation is depicted in Fig. 3.3. Some of the source code of the environment has been taken from [72]. However, many alterations have been made ranging from the implementation of pruning and quantisation to updates of the communication blocks, the implementation of new neural network structures, the system setup, and the performance profiling methods.

![Diagram of Neural Network training and evaluation setup](image)

**Figure 3.3:** Neural Network training and evaluation setup for a single neural network detector. Each detector processing 64 SC has to be trained independently. The implementation is done via Python and Tensorflow.

### 3.3.3 Quantisation

Changing the floating-point model parameters to fixed-point data types is often referred to as model quantisation. We use the abbreviation Bitwidth Weights (BW) to mean the bit-width for weights and Bitwidth Activations (BA) to mean the bit-width of activations. Two approaches for quantisation are common. Firstly, post-training quantisation takes the parameters after training and applies quantisation to them. This often affects the network’s performance, especially when quantising to small bit widths. Secondly, quantisation-aware training applies quantisation during the training process. Our training approach is based on [73], where each parameter is still saved as a floating-point number during training. A quantised version of the parameters is used in the forward pass to
calculate the loss. In the back-propagation step, the floating-point parameters are updated. The floating-point representation of the parameters is required to allow small updates during training. Quantisation results are presented in Subsection 3.6.1

### 3.3.4 Pruning

Pruning seeks to reduce the number of total weights in a neural network by considering only weights with large magnitudes, as weights with small magnitudes do not contribute much to the output value of a neuron. In our setup, we use the pruning framework provided by google-research [74]. During the building of the computational graph, masking nodes are added, which mask out selected weights in the forward pass during training. The pruning framework accepts a target sparsity parameter which sets a percentage of weights to be masked. In other words, the pruning is not dependent on an absolute threshold value but removes the specified percentage of weights with the lowest magnitudes. The masking can be delayed by an arbitrary number of global training steps. This is useful as an accurate neural network can be trained first before gradually increasing the sparsity until the target sparsity is reached. Using a gradual increase of sparsity makes converging to a good solution more likely. Pruning results are presented in Subsection 3.6.1.

### 3.4 Accelerator Design Considerations

A well-established model to classify neural network accelerators is the roofline model [75]. It allows classifying the limiting factor in the performance of a design as either memory limited or computationally-limited. The proposed neural network exclusivity consists of fully connected layers, and the number of weights is large. This leads to a memory-limited design. Many considerations in the presented architecture take the memory limitation into account and are measures to mitigate the effect of a memory-limited accelerator. The presented ar-
3.4. Accelerator Design Considerations

Architecture is specifically tuned to the task of accelerating the above-introduced OFDM detector neural network, which is also the reason for designing a neural network accelerator instead of relying on a typical abstraction framework (e.g. [76]). The accelerator distinguishes itself by the following main features:

1. Each weight memory interface transfers multiple Huffman encoded data-streams in parallel from memory. The bit-width of the memory interface is shared among multiple weight streams and decoupled via First In First Outs (FIFO), such that each Huffman decoder can work on a small number of bits, reducing the performance requirement per Huffman decoder. Details on the memory interface and the Huffman decoders are described in Section 3.4.1.

2. To make the most efficient use of any memory-transferred weights, each weight is used multiple times on different OFDM symbols. First, multiple OFDM symbols are collected, before they are processed in small batches. Batch processing is a known technique to increase performance in certain inference accelerators [77, 78]. The application in communication systems is a good target for batch processing, as it allows a trade-off between latency and throughput with a given memory performance. Details are described in Section 3.4.2.

3. The computational graph of the proposed OFDM-detector branches after the second fully connected layer. Switching between two intermediate result buffers in the accelerator allows efficient storing of intermediate results while processing the remaining layers. Section 3.5.1 expands on this.

The above considerations lead to the following loop-unrolling strategy. The batch level loop in Algorithm 1 is unrolled to the extent that buffering and batch processing of symbols is required. We call this unrolling factor $\text{PAR}_S$. As the second unrolled dimension neuron loop is chosen, such that multiple neuron outputs can be calculated in parallel. This is advantageous as the available memory bandwidth can be easily split up into multiple parallel weight streams and as a single DSP block in the FPGA can be used as a Multiply-Accumulate (MAC) unit. This parameter is named $\text{PAR}_N$. As the final unrolled dimension,
we chose the innermost loop of input weights. This is to reduce the number
of required input FIFOs and Huffman decoders, as one chain of FIFOs and
Huffman Decoders can provide up to two weights per clock cycle. This unrolling
parameter is named $PAR_I$.

To showcase the proposed real-time neural network detector architecture, we
chose a cutting edge FPGA-platform, namely Alpha Data’s RFSoC ADM-XRC-
9R1 [7]. The platform provides the Xilinx Zynq Ultrascale+ XCZU27DR-2 FPGA
and two 8Gb DDR4-2400 Synchronous Dynamic Random-Access Memory
(SDRAM) memory chips connected to the FPGA fabric [62]. Each memory
can provide a theoretical throughput of 64 bits of data at a rate of 300MHz.
On top of that, the FPGA provides 22.5 Mbit of on-chip URAM which we utilise
as weight memory for some detectors. BRAM resources are used for various
buffers and for storing activation values.

As will be seen in Section 3.6.1, a quantisation of six bits for the weights and
16 bits for the activations provides a good performance/compression trade-off.
Some of the below design considerations assume this quantisation, but may
also apply to other quantisation schemes.

### 3.4.1 Memory Interface and Huffman Decoding

On-chip memory of even large FPGAs is not sufficient to hold all weights for
all detectors, making off-chip memory access required. The off-chip memory
access is the processing bottleneck in most designs, and the memory interface
has to be at the centre of all design considerations. In the chosen example plat-
form, two state-of-the-art memory chips are available. The design has to match
the maximum memory performance of 64 bits of data at a rate of 300 MHz per
memory chip as closely as possible. Utilising more parallel memory chips or
other memory technology, such as High Bandwidth Memory (HBM) or GDDR5,
higher performance could be achieved, but would not show the feasibility of a
neural network-based detector on a standard, off-the-shelf platform.
3.4. Accelerator Design Considerations

The physical interface to the DDR4 memory is handled by a Xilinx UltraScale Architecture-Based FPGAs Memory IP [79]. It consists of a physical layer, interfacing the DDR4 memory, a memory controller, and a user interface block. The user interface provides a standard Advanced eXtensible Interface (AXI)4 slave interface as shown in Fig. 3.4a. The AXI interface allows a maximum of 256 words to be transferred per burst before another addressing phase has to be performed. This limits the effective throughput. The measured throughput is 256 words per 278 clock cycles or 0.92 words per clock cycle.

The weights are ordered in memory as shown in Fig. 3.4b. The memory bandwidth of 64 bits is divided into eight 8-bit streams. All weight streams are independent of each other. Each detector’s weights are serialized into the memory with a linearly increasing address.

Huffman Decoding is a lossless coding scheme that takes the probability of encoded source symbols into account [80]. The more common a source symbol is, the shorter the assigned codes are. This is a good strategy as the typical weight distribution in our detector network follows a normal distribution. Most neural network accelerators for FPGAs do not consider weight compression via Huffman decoders. Han et al. propose an accelerator for deep compression according to [65]; however, in the accelerator design, Huffman decoding is not considered [81]. There is a research interest in using Huffman decoding for resource-limited devices [82]. More advanced compression methods such as the Deflate-algorithm use Huffman coding as part of the algorithm and high-speed hardware implementations have been proposed [83, 84]. However, we are unaware of any hardware implementations of these compression algorithms specifically for neural network accelerators. Our work implements Huffman coding as part of the deep compression approach from [65].

The eight bit-wide memory streams are chosen to simplify the Huffman decoder. If the bit-width of the input of the Huffman decoder is much larger than the average length of the codeword and a new input can be provided every clock cycle, then the Huffman decoder has to decode multiple codewords per clock cycle to match the throughput of the input. Since the Huffman decoder is
3.4. Accelerator Design Considerations

(a) Off-chip weight access architecture

(b) DDR4 memory layout for continuous address access

Figure 3.4: Memory layout and access structure for accessing off-chip weights.
a variable-length code, this would result in high circuit complexity. On the other hand, if the memory word is divided into too many independent streams, many independent Huffman decoders are needed. Each of these needs input and output FIFOs for compensating throughput fluctuations. As a result, the design would require a large number of FPGA resources. To strike this balance we chose eight Huffman decoders per 64-bit interface. The encoded data is organised as shown in fig.3.4b and each of the eight streams is encoded/decoded independently. The architecture of the proposed Huffman decoder is similar to the parallel decoder of [85], with the difference that up to two source symbols can be recovered per clock cycle. For the simplicity of the hardware, we chose to concatenate all layers per detector, and then Huffman code the resulting streams. This reduces the efficiency of the Huffman coding slightly as the per-decoder weight variance is larger than each single per-layer weight variance. In our trained and quantised network with the above-reported performance, we achieve a compression rate of 0.780 while the average per-layer compression rate is at 0.746. For 6-bit quantisation, this leads to an average length of 4.68 bits per weight.

It is important to match the Huffman decoder’s throughput with the memory, and MAC throughput not to create throughput bottlenecks. Since each Huffman decoder is provided with eight bits at approximately 92% of all clock cycles and an average of 4.68 bits are required to encode one weight, the throughput of the Huffman decoder would be too low if it only decoded one weight per clock cycle. The proposed architecture can recover up to two source symbols per clock cycle and is detailed in Fig. 3.5. Each decoder has an input and output FIFO to decouple datarate fluctuations. A counter keeps track of the valid symbols in the buffer register. If the counter is too low, then eight new bits are written to the buffer register after the last valid data in the register. Two look-up-based decoders are available; both work fully in parallel and can decode up to one codeword per clock cycle. The second decoder is connected to 4 bits below the MSB of the buffer register. It speculates that the first decoder decodes a 4-bit codeword and only validates its results once this is confirmed. The probability of decoding a 4-bit codeword of any Huffman codebook is
\[ P_{\text{Dec4bitmatch}} = \frac{\sum P_{\text{all4bitcodes}}}{\sum P_{\text{allcodes}}}. \] (3.7)

With the fully trained weights of one of our detectors \( P_{\text{Dec4bitmatch}} = 0.52 \). The total average throughput thus is

\[ \text{Thr}_{\text{Huff}} = (P_{\text{Dec1Match}} + P_{\text{Dec4bitmatch}}) \times \text{AvgCodelen} \]
\[ = (1 + 0.5) \times 4.68 = 7.02 \text{ [bits/clockcycle]}. \] (3.8)

The goal of the Huffman decoder is to match its throughput \( \text{Thr}_{\text{Huff}} \) as closely as possible to the memory interface’s throughput. The memory interface throughput is 8 bit \( \times \) 0.92 = 7.36 [bits/clockcycle]. This is slightly larger than the Huffman decoder’s throughput but is a close enough match for good pipeline performance.

The figure shows a superscalar Huffman decoder architecture with a speculative lookup of the second codeword.

3.4.2 Small Batch Processing

As the design is memory-bound for off-chip weight access, the throughput of processed OFDM symbols can be increased by using any read weight on multiple OFDM symbols at once. This is termed batch processing and is used in certain accelerator designs for model inference [78, 86]. This work adds another application to the list where batch processing can be useful. The drawback of batch processing is of course higher detection latency. The
work by Posewsky and Ziener proposes a hardware implementation of a batch parallel FPGA accelerator [77]. The accelerator in this work is most noticeably different in that it uses not only batch parallelism, but also other parallelisms as laid out in the above loop unrolling strategy. Also, the Huffman coding, reordering of input symbols and multiple buffers for branching is demanded by the communication workload and distinguishes the proposed accelerator from [77]. The work in [78] focuses on batch processing in CNNs.

The batch processing starts at the symbol-input-buffer, which temporarily stores incoming symbols to be processed later in parallel as shown in Fig. 3.6. The input buffer accepts two input 16-bit words simultaneously and 128 input words are written per detector and per OFDM symbol consecutively. For the Dynamic Random-Access Memory (DRAM) accelerator, the input buffer is larger, as it can hold up to nine OFDM symbols for up to eight different detectors in memory. As the URAM accelerators are working on one neural network only, a much smaller input buffer is required, which can hold up to 2 symbols. All input buffers address the BRAM storage in such a way that previously stored OFDM symbols can be processed by the accelerator in parallel per detector. Writing and reading to the input buffer are independent, such that while data of one detector is read for processing, the data of another detector is written to the buffer to be processed next. As the Huffman decoder provides up to two weight values per clock cycle, the input buffer provides two input values per symbol too. The loop unrolling strategy also implies that the inputs have to be streamed to the processing unit multiple times, which is controlled by an input to the buffer.

### 3.4.3 Intermediate result buffer with branching support

The proposed accelerator processes each layer consecutively, i.e. no layer-level parallelism is supported. This is a common strategy but requires the buffering of one layer’s results such that they can be used in the next layer. The layer outputs are small enough to be stored in an on-chip BRAM buffer - the so-called intermediate result buffer. It consists of two BRAM blocks that
3.4. Accelerator Design Considerations

Figure 3.6: Input buffer optimised for small size batch processing

The Accelerator controller chooses which buffers to use in accordance with Table 3.1. The two buffers support branching in the computational graph of the neural network model without performance degradation. The result of the last common layer - layer two in this case - is stored in buffer 2. Buffer 2 is not overwritten until a new detector is calculated. The result in buffer 2 is used in all calculations of layer 3. If branching was not supported by the intermediate result buffer, costly off-chip memory writes would degrade the detector performance, as each layer would overwrite the layer 2 results.

Table 3.1: Buffer usage for the branching computational graph

<table>
<thead>
<tr>
<th>Layer</th>
<th>1</th>
<th>2</th>
<th>3.1</th>
<th>4.1</th>
<th>..</th>
<th>3.8</th>
<th>4.8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source Buffer</td>
<td>Input</td>
<td>B1</td>
<td>B2</td>
<td>B1</td>
<td>..</td>
<td>B2</td>
<td>B1</td>
</tr>
<tr>
<td>Target Buffer</td>
<td>B1</td>
<td>B2</td>
<td>B1</td>
<td>Out</td>
<td>..</td>
<td>B1</td>
<td>Out</td>
</tr>
</tbody>
</table>
3.5 Real-time Accelerator Design

By considering the above design considerations, a novel neural network accelerator specifically for the workload in communications is proposed next. The accelerator has two versions. One version holds the weight data in off-chip DDR4 memory banks. This version is ultimately limited by memory throughput. The second version holds the weights in on-chip URAM buffers. The available memory bandwidth from URAM to DSP blocks is large (up to 72 bits per clock cycle per URAM). The design is ultimately limited by the number of parallel URAM blocks per detector. Apart from the weight access, the biggest difference between the versions of the accelerator is the setting of \( PAR_N \) and \( PAR_S \). The proposed accelerator architecture is depicted in Fig. 3.7.

As will be seen in Section 3.6.1, pruning does not provide a major performance benefit as for a reasonable pruning rate, the detector performance is degraded heavily. For this reason, and in order not to increase the hardware complexity further, pruning is not considered in the accelerator design.

3.5.1 Architecture for off-chip weights

In the DRAM accelerator \( PAR_N = 8 \) and \( PAR_S = 9 \). The input buffer provides access to collected symbols for the MAC unit. With \( PAR_S = 9 \), 18 input-values of 9 different symbols are provided to the MAC unit per clock cycle. Similarly, the Huffman lookup tables provide 16 weights of 8 weight streams per clock cycle. As the weights are reused on each symbol, it results in 288 MAC calculations per clock cycle. Once the calculations for one set of output neurons are completed in the MAC unit, the 288 results are transferred to the writeback buffer in one clock cycle.

The Huffman decoder provides weight indices from 0 to 63 to the accelerator for the 6-bit quantisation, which strikes a good trade-off between accuracy and quantisation as shown in Section 3.6. These indices are used to look up an 18-bit fixed point weight value. Per Huffman decoder, one dual-port
Figure 3.7: Proposed Neural Network Accelerator with Batch processing support, Huffman decoders and multiple intermediate result buffers for branching support
index translation Read Only Memory (ROM) is instantiated, which can provide separate lookup values for each layer of the accelerator. As each layer is quantised separately during the training phase, it is important for performance to also follow this quantisation strategy in hardware.

Once the MAC results have been written in the writeback buffer, the 128 values of the two buffers are added one per clock cycle to form 8 neuron values for 9 symbols. The writeback of data through the activation unit and into the intermediate result buffer can be executed in series as the neural network layers are large enough not to immediately require the last output data of the previous layer. A bias value is added to each result on the pass through the activation unit. This bias value is stored in a dual-port ROM as an 18-bit fixed point value. For each layer and each detector, different bias values are stored. All layers use the ReLU activation function, except the output layers. The ReLU function is easy to implement in hardware. The Sigmoid activation function of the output layer is not implemented in the accelerator, as its main function is to produce a predictive value between zero and one. It can be implemented in successive hardware or as a software function as the timing of it is not critical.

### 3.5.2 Architecture for on-chip weights

The URAM detector architecture is similar to the DRAM one in that it uses the same Huffman decoders, the same principle of intermediate result and writeback buffering, and the same activations unit. Apart from using on-chip URAM weight storage, one of the main differences is that $PAR_N = 18$ and $PAR_S = 2$. Because of the size limitation in the URAM, each accelerator only accelerates one detector network. As the processing latency is low, $PAR_S = 2$ is sufficient to process the detector network in real time. For the best usage of the URAM resources, we chose the URAM memory data-with with 144 bits, utilising two parallel URAM blocks. The 144 bits translate into 18 Huffman
3.5. Real-time Accelerator Design

dercoder modules, each receiving 8 bits of the data. \( PAR_N = 18 \) follows, and a total of 36 MAC units are utilised. The writeback, activation, and intermediate result buffer are similar to the DRAM version of the accelerator except for adaptations to the differing parameters \( PAR_N \) and \( PAR_S \).

3.6 Results and performance

This section reports the results of the previous design steps, from detection performance in terms of Bit Error Ratio (BER) to real-time capability and accelerator circuit metrics. Table 3.2 summarises the key parameters used to generate the presented results.

<table>
<thead>
<tr>
<th>Table 3.2: Key Setup Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Model</td>
</tr>
<tr>
<td>SNR Range</td>
</tr>
<tr>
<td>Pilot- to Data- Symbol Ratio</td>
</tr>
<tr>
<td>Number of training channel realisations</td>
</tr>
<tr>
<td>Number of testing channel realisations</td>
</tr>
<tr>
<td>Modulation Type</td>
</tr>
<tr>
<td>Cyclic Prefix length</td>
</tr>
<tr>
<td>Number of OFDM SC per Detector</td>
</tr>
<tr>
<td>Number of Layers</td>
</tr>
<tr>
<td>Number of Neurons</td>
</tr>
<tr>
<td>FPGA Type</td>
</tr>
<tr>
<td>Total Memory Throughput</td>
</tr>
<tr>
<td>Clock Frequency</td>
</tr>
</tbody>
</table>

3.6.1 Detection Performance

The training is performed across the range of SNR values from 5dB to 25 dB. Our experiments did not notice any significant performance improvement when training separately for each SNR value. For this reason, SNR values are picked randomly from the discrete set of SNR values in the training range, such that the receiver is trained for all SNR values in the range simultaneously. In Fig. 3.8a, the comparison with [16] shows that in our training, the performance of the same neural network structure leads to a 2 dB SNR loss at a BER of
3.6. Results and performance

The discrepancy might have to do with extensive training times, as in [16] 20000 epochs are trained, whereas we stop at 2000 epochs for practicability reasons. However, the trained detector still outperforms traditional approaches by a large amount.

Another small performance degradation can be observed in Fig. 3.8a by comparing the proposed reduced complexity network with the neural network structure from [16] trained in our framework.

Quantisation with a weight bit-width of six bits and activation bit-width of 16 bits leads to another small performance degradation at high SNR values. We investigate the effects of quantisation on the network in depth and define the accuracy-loss with respect to the floating-point BER for each configuration as

\[
Q_{Err} = \frac{BER_{Quant}}{BER_{FP}} - 1. \tag{3.9}
\]

In Table 3.3a, the \(Q_{Err}\) when the detector is trained in a SNR range from 5 to 25 dB is provided. In Table 3.3b, the \(Q_{Err}\) at 25dB is shown. A higher impact of quantisation in higher SNR values can be observed.

Fig. 3.8b shows the detection performance when pruning is introduced on top of quantisation. The pruning rates of 12.5%, 25%, and 50% are compared to the unpruned, quantised, and floating point networks. For pruned networks, quantisation is started after 500 epochs and pruning after 750 epochs. The total number of trained epochs is 2000. For 8-bit weight quantisation, pruning of 12.5% leads to a performance loss of \(\approx 5\) dB at 25 dB. This is similar to the performance loss when quantising weights with 6 bits. The network with 6-bit quantised weights suffers from performance loss of \(\approx 2.5\) dB and \(\approx 6\) dB by pruning it to 12.5% and 25%, respectively. The memory requirement for the configuration of Prun0.125BW8 is \(\approx 16\)% higher than for Prun0BW6 as seen in Fig. 3.9b. Because of this and the fact that pruning adds additional hardware complexity, pruning is not considered in the accelerator design.
3.6. Results and performance

(a) Detection performance comparison for various neural networks for the range of 0 dB to 25 dB. \textsuperscript{1}FCDNN \cite{16}.

(b) Detection performance loss due to simultaneous pruning and quantisation.

**Figure 3.8**: Performance for quantised and pruned neural network detectors.
3.6. Results and performance

Table 3.3: Impact of quantisation on performance.

(a) Average performance degradation $Q_{\text{Err}}$ from Eq. (3.9) in percent, when training the detector with SNR values from 5 to 25dB.

(b) Average performance degradation $Q_{\text{Err}}$ from Eq. (3.9) in percent, when training the detector at 25dB SNR.

3.6.2 Memory Requirement

As a baseline for memory-requirement comparison, single-precision floating-point parameters with 32 bits per parameter according to [87] are assumed. For comparison, the autoencoder from [22] is included. Each sub-carrier requires one autoencoder in this design, making it the most complex design. For fairness, only the receiver network of the autoencoder is considered. Fig. 3.9a shows significant savings from reduced complexity models and quantisation. The novel model results in a memory reduction of $\approx 4.02$ times, and the quantisation with $\text{BW}=6$ and $\text{BA}=16$ results in another memory reduction of $\approx 5.3$ times as compared to 32-bit floating-point weights. Huffman decoding further reduces the memory requirement by $\frac{1}{0.780} \approx 1.28$, leading to a total memory reduction of $4.02 \times 5.30 \times 1.28 \approx 27.27$ times.
3.6. Results and performance

(a) Memory requirement to process 64 sub-carriers compared to previous work in the literature. \[1[22] \] \[1[16].\]

(b) Memory requirement and detection performance of various quantisation and pruning options. All activation weights are assumed to be 16 bit except floating point activations are 32 bits.

Figure 3.9: Memory requirement to process 64 SC for various combinations of quantisation and pruning settings.
3.6. Results and performance

3.6.3 Scheduling and Latency

The performance of the presented accelerator is evaluated on the Xilinx Zynq Ultrascale+ XCZU27DR-2 FPGA for up to 1200 SC. We evaluate the performance for multiple numbers of SC commonly used within standardised LTE numerology [19]. The largest configuration of 1200 SC provides a 20 MHz channel bandwidth at a sub-carrier spacing of 15 kHz. One of the main performance metrics of the accelerator is the detection latency in symbol durations. The measurement in symbol durations is useful as it makes the latency independent of the underlying OFDM numerology. With 15 kHz, the symbol duration is

\[ T_S = \frac{1}{15 \text{kHz}} \approx 66.7 \mu s. \]

As described in Section 3.5.1 and Section 3.5.2, the accelerators allow for buffering and simultaneous processing of multiple symbols. While one detector is processed, all detectors including the currently processed one, buffer the newly received symbols. This batch processing has an impact on system latency. The number of detectors is the main factor for the maximum latency besides the processing time

\[ L_{\text{DDR}_{\text{max}}} = \lceil N_{\text{DDR}_{\text{det}}} \times T_{\text{DDR}_{\text{proc}}} \rceil + T_{\text{DDR}_{\text{proc}}}. \quad (3.10) \]

\( N_{\text{DDR}_{\text{det}}} \) is the number of parallel detectors per accelerator. \( T_{\text{DDR}_{\text{proc}}} \) is the processing time for each detector. The ceiling function indicates that processing cannot start while a symbol is not completely received yet. The average detection latency for each of the DRAM accelerators is

\[ L_{\text{DDR}_{\text{avg}}} = \frac{\sum_{k=1}^{n} k}{n} + T_{\text{DDR}_{\text{proc}}} \]

\[ = \frac{n + 1}{2} + T_{\text{DDR}_{\text{proc}}}; \text{ with } n = \lceil N_{\text{DDR}_{\text{det}}} \times T_{\text{DDR}_{\text{proc}}} \rceil. \quad (3.12) \]

Leading to a combined detection latency of:
3.6. Results and performance

\[ L_{\text{avg}} = \frac{N_{\text{DDR, det}} \times L_{\text{DDR, avg}}}{N_{\text{det}}} + \frac{N_{\text{URAM, det}} \times L_{\text{URAM, avg}}}{N_{\text{det}}}. \]  

(3.13)

As each URAM accelerator processes only one detector \((N_{\text{det}} = 1)\), \(L_{\text{URAM, avg}}\) is equal to \(T_{\text{URAM, proc}}\). Because each accelerator processes one or more detectors which are assigned during design time, each detector’s throughput has to be

\[ TP_k = \frac{\text{PAR}_S k}{T_{\text{proc}} \times N_{\text{det}}^k} > 1. \]  

(3.14)

Where \(k\) is the detector index. If the throughput falls below the value of 1, symbols will build up at the input, and the processing latency will continuously increase. Since the physical input buffers have limited capacity, it will eventually result in data loss, violating the real-time condition. As the assignment of detectors to accelerators is fixed, a build-up of symbols at one or more detectors might even happen if the total system throughput satisfies

\[ TP = \frac{1}{N_{\text{acc}}} \sum_{k=1}^{N_{\text{acc}}} TP_k > 1. \]  

(3.15)

Therefore, Eq. (3.15) is not a sufficient condition for guaranteeing real-time processing. Table 3.4 shows the accelerator allocation for maximum performance for different numbers of processed SC. First URAM accelerators are allocated to maximise performance. The latency is given according to Eqs. (3.10) to (3.13). The throughput per detector and the total throughput in terms of symbols according to Eqs. (3.14) and (3.15) are shown respectively. Up to 13 detectors can be deployed while the real-time condition still holds. The average throughput per detector is 1.4 symbols per \(T_S\) and all symbols can be processed in time. A maximum symbol latency of 11.52 symbols, and an average latency of 3.67 symbols results. The 13 detectors amount to a total of 832 QPSK modulated SC allowing a bitrate of \(832 \times 15 \times 2 = 24.96 \text{Mbits/s}\) including pilot symbols. For 900 SC, the throughput in the DRAM accelerators is
too small in our configuration, even though the average throughput per detector would be sufficient as indicated by the colouring of the last row in Table 3.4. For 1200 SC, each of the DRAM accelerator’s throughput and average throughput is too low as indicated by the red colouring.

Table 3.4: Accelerator performance in terms of processing latency, throughput and real-time capability for the various number of SC. Latency is calculated according to Eqs. (3.10), (3.11) and (3.13) and throughput according to Eqs. (3.14) and (3.15). Light green fields indicate sufficiently large throughput for real-time processing according to Eq. (3.14).

<table>
<thead>
<tr>
<th>Bandwidth [MHz]</th>
<th>1.4</th>
<th>3</th>
<th>5</th>
<th>10</th>
<th>11.52</th>
<th>15</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of SC</td>
<td>72</td>
<td>180</td>
<td>300</td>
<td>600</td>
<td>832</td>
<td>900</td>
<td>1200</td>
</tr>
<tr>
<td>Required Accelerators (Number of SC / 64)</td>
<td>1.125</td>
<td>2.8125</td>
<td>4.6875</td>
<td>9.375</td>
<td>13</td>
<td>14.0625</td>
<td>18.75</td>
</tr>
<tr>
<td>URAM Accelerator Processing Latency [Sym]</td>
<td>1.087</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>URAM Accelerator Throughput [Sym/TS]</td>
<td>1.840</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRAM Accelerator Processing Latency [Sym]</td>
<td>2.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Allocated URAM accelerators</td>
<td>2</td>
<td>3</td>
<td>5</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>Allocated DRAM accelerators</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Detectors per DRAM accelerator1/accelerator2</td>
<td>0/0</td>
<td>0/0</td>
<td>0/0</td>
<td>3/1</td>
<td>3/3</td>
<td>5/4</td>
<td>7/6</td>
</tr>
<tr>
<td>Maximum DRAM accelerator latency [Sym]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>11.52</td>
<td>11.52</td>
<td>17.52</td>
<td>23.52</td>
</tr>
<tr>
<td>DRAM accelerator 1 throughput [Sym/TS]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1.19</td>
<td>1.19</td>
<td>0.71</td>
<td>0.51</td>
</tr>
<tr>
<td>DRAM accelerator 2 throughput [Sym/TS]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>3.57</td>
<td>1.19</td>
<td>0.89</td>
<td>0.60</td>
</tr>
<tr>
<td>Average DRAM accelerator latency [Sym]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>4.76</td>
<td>6.26</td>
<td>8.51</td>
<td>11.51</td>
</tr>
<tr>
<td>Average symbol latency [Sym]</td>
<td>1.09</td>
<td>1.09</td>
<td>1.09</td>
<td>2.56</td>
<td>3.67</td>
<td>5.54</td>
<td>8.22</td>
</tr>
<tr>
<td>Average throughput per detector [Sym/TS]</td>
<td>2.17</td>
<td>2.17</td>
<td>2.17</td>
<td>1.82</td>
<td>1.40</td>
<td>1.21</td>
<td>0.96</td>
</tr>
</tbody>
</table>

3.6.4 Circuit Metrics

Each DRAM accelerator is clocked at 300 MHz. This clock is provided by the physical DDR interface IP and is dependent on the connected memory chips. The memory chip is clocked at 1200 MHz and transfers 8 bits of data per positive and negative clock edge. This translates into a bus with 64 bits data-width at a transfer rate of 300 MHz (single clock edge). The URAM accelerator’s maximum frequency is 300 MHz as well. The critical paths are manifold, with the most noticeable ones being in the accelerator’s control logic and in the flexible shift mechanic of the Huffman decoder’s buffer register.
3.6. Results and performance

Table 3.5 shows the average resource usage per single accelerator, while Fig. 3.10 shows the average allocation of resources per submodule per accelerator. We notice that for the DRAM accelerator, more than half of all Configurable Logic Blocks (CLB) resources and slightly less than half the BRAM resources are used by the physical memory interfaces. The DRAM accelerator uses more resources, but can also process multiple detectors.

**Table 3.5:** Average FPGA resource utilisation for each accelerator version. A non-integer number of resources result from averaging the resources over multiple accelerators.

<table>
<thead>
<tr>
<th></th>
<th>CLB LUTs</th>
<th>CLB Registers</th>
<th>Block RAM</th>
<th>URAM Blocks</th>
<th>DSPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRAM Accelerator</td>
<td>17.5k</td>
<td>17.5k</td>
<td>91.5</td>
<td>0.00</td>
<td>154</td>
</tr>
<tr>
<td>URAM Accelerator</td>
<td>8k</td>
<td>3.7k</td>
<td>49</td>
<td>12.00</td>
<td>80.7</td>
</tr>
</tbody>
</table>

(a) Resource utilization for two DRAM accelerators

(b) Resource utilization for six URAM accelerators

**Figure 3.10:** Resource usage per submodule per type of accelerator for two DRAM accelerators and six URAM accelerators
3.6.5 Accelerator Efficiency Evaluation

To assess the implementation efficiency of the proposed accelerator, we compare the measured performance in terms of operations per second with its theoretical maximum performance. This theoretical maximum performance assumes that all computational units perform useful computations every clock cycle and that the available memory bandwidth transports data continuously at its full capacity. The measure of operations per second is adequate to assess performance as it directly relates to the throughput of an accelerator for a given neural network. Table 3.6 lays out the maximum achievable performance given the DSP utilisation and the available memory bandwidth. It can be seen that both accelerators are memory-bound, as expected, for fully connected network accelerators. The measured detector performance was obtained by digital simulation and was found to be 9.6% and 15.3% lower than the theoretical maximum performance of the DRAM and URAM accelerator, respectively. This inefficiency is mostly due to the varying length of the weight streams after Huffman coding. Some streams can have regions where the decoders can only decode one weight per clock which leads to a stall of the processing elements. However, the benefit of the Huffman compression still outweighs this inefficiency.

Table 3.7 compares our work with previously proposed neural network accelerators. It is important to notice that the latency and throughput figures have been extracted for fully connected layers from the previous work for a fair comparison. The utilisation figures have been extracted where possible. From the comparison, it can be noticed that even though our DRAM accelerator has much smaller memory bandwidth available, its throughput is considerably larger than the throughput in [88] and [89]. This can be attributed to a few factors: the weight quantisation to 6 bits, the Huffman compression, and the batch processing, to which we attribute the highest performance gain. In addition, also the older technology nodes of 28 nm and the lower operating frequencies in [88], and [89] are contributing factors. The design in [90] uses batch processing for its FC layers and uses a batch size of 128. We estimate
### Table 3.6: Theoretical and measured accelerator performance

<table>
<thead>
<tr>
<th>Accelerator Performance</th>
<th>DRAM</th>
<th>URAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured Detector Performance without Activations</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of weights in detector network</td>
<td>566400</td>
<td>566400</td>
</tr>
<tr>
<td>Processed symbols per second [Sym/s]</td>
<td>15000</td>
<td>15000</td>
</tr>
<tr>
<td>Accelerator throughput [Sym/Ts]</td>
<td>1.19</td>
<td>1.84</td>
</tr>
<tr>
<td>Detectors per accelerator</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>Performance [GOP/s]</td>
<td>30.36</td>
<td>15.64</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Theoretical Maximum Performance based on DSP Utilization</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Accelerator frequency</td>
<td>3E+08</td>
<td>3E+08</td>
</tr>
<tr>
<td>Number of DSPs per Accelerator</td>
<td>154</td>
<td>80.67</td>
</tr>
<tr>
<td>Theoretical maximum performance based on the number of DSP [GOP/s]</td>
<td>46.2</td>
<td>24.20</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Theoretical Maximum Performance based on Memory Bandwidth</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Buswidth [Bytes]</td>
<td>8</td>
<td>18</td>
</tr>
<tr>
<td>Busspeed [MHz]</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>Memory throughput [MB/s]</td>
<td>2400</td>
<td>5400</td>
</tr>
<tr>
<td>AXI-Interface throughput reduction factor</td>
<td>0.91</td>
<td>-</td>
</tr>
<tr>
<td>Average number of bits per weight [bits]</td>
<td>4.68</td>
<td>4.68</td>
</tr>
<tr>
<td>Average number of weights processed per second [MWeights/s]</td>
<td>3733.33</td>
<td>9230.8</td>
</tr>
<tr>
<td>Maximum batch size</td>
<td>9</td>
<td>2</td>
</tr>
<tr>
<td>Theoretical maximum performance based on memory bandwidth [GOP/s]</td>
<td>33.60</td>
<td>18.46</td>
</tr>
</tbody>
</table>
the latency for the Alexnet calculation in [90] to be 125.5 ms as compared to the latency for the same neural network in [88] of 12.75 ms. This shows how a large batch size like this trades off throughput for latency. The proposed design achieves $\approx 9$ times lower throughput than [90] with $\approx 2$ times the total memory bandwidth. However, its batch size is $\approx 14$ times and 64 times smaller for the DRAM- and URAM- accelerator, respectively.

### Table 3.7: Accelerator performance comparison

<table>
<thead>
<tr>
<th>Model</th>
<th>[88]</th>
<th>[89]</th>
<th>[90]</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Alexnet</td>
<td>VGG16-SVD</td>
<td>Alexnet</td>
<td>OFDM Detector</td>
</tr>
<tr>
<td>Quantization</td>
<td>fixed 8 bit</td>
<td>dynamic 16 bit</td>
<td>fixed 16 bit</td>
<td>fixed 6 bit</td>
</tr>
<tr>
<td>FPGA</td>
<td>Stratix-V GXA7</td>
<td>Zynq XC7Z045</td>
<td>Arria 10</td>
<td>RFSoC (Ultrascale+)</td>
</tr>
<tr>
<td>Feature Node</td>
<td>28nm</td>
<td>28nm</td>
<td>20nm</td>
<td>16nm</td>
</tr>
<tr>
<td>Clock Frequency [MHz]</td>
<td>100</td>
<td>150</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>External Memory</td>
<td>2 DDR3 x64</td>
<td>1 DDR3 x64</td>
<td>1 DDR4 x64</td>
<td>1 DDR4 x8 + 2 DDR4 x8 + 6 URAM x18</td>
</tr>
<tr>
<td>Throughput</td>
<td>12.8-29.87 $^c$</td>
<td>4.2</td>
<td>17</td>
<td>2.40</td>
</tr>
<tr>
<td>Memory Bandwidth [GB/s]$^a$</td>
<td>59M</td>
<td>73M</td>
<td>59M</td>
<td>566k</td>
</tr>
<tr>
<td>Weights in the FC Layers</td>
<td>283</td>
<td>61.18</td>
<td>125.5$^c$</td>
<td>0.0187</td>
</tr>
<tr>
<td>Average Latency FC Layers [ms]</td>
<td>20.72</td>
<td>1.20</td>
<td>1382.00</td>
<td>30.33</td>
</tr>
<tr>
<td>FC Layer Throughput [GOP/s]</td>
<td>213/-</td>
<td>486/-</td>
<td>2487/-</td>
<td>91.5/-</td>
</tr>
<tr>
<td><strong>Utilization</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DSP Utilization</td>
<td>256</td>
<td>780</td>
<td>1476</td>
<td>154</td>
</tr>
<tr>
<td>Logic Utilization$^d$</td>
<td>15.48K$^*$</td>
<td>310.27K</td>
<td>246K</td>
<td>35.04K</td>
</tr>
<tr>
<td>BRAM/URAM Utilization</td>
<td>213/-</td>
<td>486/-</td>
<td>2487/-</td>
<td>91.5/-</td>
</tr>
</tbody>
</table>

---

$a$. $1$GB $\approx 1e9$B

$b$. Not clearly specified, estimation based on DDR3 specification

c. Processes the FC layers in batches of 128 after calculating all preceding layers first. As the FC layers are at the end of the network we can get a rough estimate based on the average image latency ($\frac{1}{1020}$ img/s $= 0.98$ ms/img) multiplied by the batch size of 128.

$d$. Xilinx FPGAs in Total CLBs (Registers + LUTs) and Altera FPGAs in ALMs

e. Resources directly associated to FC6&FC7&FC8 Layers

### 3.6.6 Comparison with Traditional Approaches

#### Computational Resources

The neural network based detector outperforms traditional approaches significantly, as seen in Fig. 3.8a. This gain in performance comes at the expense of computational complexity. For example, a modified MMSE FPGA implementation is reported in [91]. Timing is not reported in detail, but resource utilisation of LUTs, Registers, and DSP blocks is very low. The memory requirement with $\approx$...
150 kB is within the same order of magnitude as what is needed in our design to process 64 SC. The accelerator in [91] however, processes 840 SC. The work in [92] presents a linear MMSE detector that shows reduced complexity by low-rank approximation via singular value decomposition. Assuming a rank of 6, and 8 pilots per 64 SC, the number of complex multiplications for estimating the channel transfer function is reported as 105. This is much lower than the proposed neural network’s required number of operations. The channel estimator and OFDM equaliser provided in Mathworks’ Wireless Hardware Description Language (HDL) toolbox implements basic least square channel estimation and zero-forcing or minimum mean square error equalisation [93, 94]. Both designs achieve a clock frequency of 244.6 MHz on the Xilinx Zynq-7000 ZC706 evaluation board. Their hardware resource requirements are shown in Table 3.8. The resource usage in terms of LUTs is comparable to the URAM accelerator, while DSP and memory resources are far lower.

**Table 3.8:** Resource usage in Mathworks’ OFDM channel estimator and equalizer

<table>
<thead>
<tr>
<th>Resource</th>
<th>Channel Estimator [93]</th>
<th>Equalizer [94]</th>
<th>Total [93] + [94]</th>
<th>URAM Accelerator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slice LUTs</td>
<td>2684</td>
<td>7380</td>
<td>10064</td>
<td>7976</td>
</tr>
<tr>
<td>Slice Registers</td>
<td>1184</td>
<td>8063</td>
<td>9247</td>
<td>3656</td>
</tr>
<tr>
<td>DSPs</td>
<td>6</td>
<td>24</td>
<td>30</td>
<td>80</td>
</tr>
<tr>
<td>BRAMs</td>
<td>1.5</td>
<td>0</td>
<td>1.5</td>
<td>49</td>
</tr>
<tr>
<td>URAMs</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>12</td>
</tr>
</tbody>
</table>

**Latency**

The LTE-A user-plane latency is typically specified to be less than 10 ms [19, Chapter 27]. However, the processing time is specified by 3GPP as 1.5 ms for UEs [95]. Comparing this time with the maximum latency for the DRAM accelerator of 11.52 symbols (≈ 0.77 ms) and the URAM accelerator of 2.52 symbols (≈ 0.17 ms), this seems possible. However, a typical OFDM receiver consists of more than just channel estimation and detection circuits. The latency of the traditional approaches in [93, 94] depends on the detailed setting of the block...
3.6. Results and performance

but is within the range of a few clock cycles up to 951 clock cycles for more advanced settings. This shows, that in comparison to the neural network based accelerator, there is a large gap in latency. The specific design and use case will determine whether or not this latency is acceptable.

3.7 Limitations and Future Research

This work investigates a generic OFDM system for channel estimation and signal detection. It represents the current state of the art in the field; however, more research is still required for deployment in an actual receiver. A gap still exists between the presented, generic OFDM system and 3GPP standards. We acknowledge the following points as the main limitations towards adoption and 3GPP standard compliance:

- The position of reference signals in the two-dimensional resource element lattice in time and frequency cannot be chosen dynamically as required by the 3GPP standard for LTE [96]. Instead, at every time instance, the decoder assumes the same interleaving of reference- and data- symbols in frequency (i.e. a comb-type OFDM system). Further, reference symbols are not chosen according to the 3GPP standard.

- The modulation scheme is fixed to QPSK, as the neural network is limited to that. In the current state of research, it is unclear how to efficiently extend neural networks’ training and inference process to higher modulation schemes such as QAM64 or higher. We performed some experiments with multi-level activation functions to facilitate higher modulation orders; however, these experiments have not been successful yet. Another option is to perform detection at the bit level rather than at the symbol level. An increased number of neurons in the output is the consequence.

- The computational complexity has been reduced significantly in this work. However, the data-driven design methodology makes real-time processing still challenging. Model-driven designs might help with this. From an FPGA perspective, the trend to highly integrated HBM and larger on-chip memories can help to mitigate the current memory limitations.
3.7. Limitations and Future Research

Future work might focus on the next stages of the design process. The described IP can be integrated into a classical receiver processing chain and deployed without major restructuring of the receiver. Over-the-air measurements could provide valuable insights into retraining requirements and the stability and reliability of the neural network based approach. At the current stage, it is not clear how much retraining slowly changing channel statistics might necessitate. This potential retraining can be performed in the background based on the received data. Then, the receiver weights might be dynamically updated. This distinguishes the neural network receiver significantly from classical receivers. The architecture, cost, and feasibility of such an approach have to be investigated further.

3.8 Summary

In this chapter, we proposed one of the first neural network detectors for an OFDM communication system with real-time processing capability. The proposed detector utilises a simplified structure of a previously reported neural network performing efficient channel estimation and detection. Three main deep compression techniques were explored: pruning, quantisation, and weight encoding. The network complexity could be reduced this way; however, reduced performance was observed when pruning and quantisation are applied simultaneously. As memory throughput and memory size are the limiting factors, our efforts focus on reducing the memory requirement and achieved a reduction by $\approx 27$ times. A neural network accelerator was developed to accelerate the targeted fully connected neural network. The accelerator has three features making it uniquely suitable for processing the proposed neural network in real-time. It allows for processing multiple symbols simultaneously in a batch. Loaded weights are used on multiple symbols, and throughput is increased. Multiple intermediate result buffers allow for efficient branching in the neural network. High-performance Huffman decoders with a decoding rate larger than 1 allow efficient usage of weight buffering FIFOs. The design can be expanded
3.8. Summary

by instantiating more accelerators; however, in our platform containing the Xilinx RFSoC, we simulated real-time processing for 832 sub-carriers with an average detection latency of $\approx 3.7$ OFDM symbols. The thereby enabled datarate, including pilots, is just under 25 Mbit/s.

We consider the presented work an important step towards deployable, neural network detector solutions in communication systems. Even though the application of compression techniques reduced the memory requirement significantly, the computational complexity and memory requirements are still far beyond that of traditional approaches. The improved performance can justify this much larger complexity to some extent; however, we also recognise the need for further research in the area.

In the following chapter, a step away from a data-driven design towards a model-driven design is taken, in the hope of reaching a more scalable detector solution. Also, the second core detector technology in 5G-NR is investigated, namely massive MIMO. The detectors will be most suitable for base station deployment as the detection task for massive MIMO is located there. Also, the targeted Xilinx RFSoC is well-suited for base station deployment.
Chapter 4

Machine Learning enhanced, Real-time Massive MIMO Signal Detection

4.1 Introduction

In recent years, much research has developed around machine learning enhanced signal detection in massive MIMO. As explained in Section 1.1, the benefits include high detection performance by learning unknown or difficult channel conditions, by allowing for learned hardware impairment compensation, and by optimising across the classical block boundaries.

This chapter starts with a detailed review of proposed ML enhancements for massive MIMO in Section 4.2. Data-Driven designs are briefly reviewed, however; their suitability for real-time processing is limited due to the high computational complexity. A natural choice for model-driven ML-detectors are PGD based designs due to their intuitive, iterative solution to the detection problem. Presumably, for that reason, PGD detectors have been one of the first to be extended by ML-parameters in the literature. Another closely related and much-researched class of ML detectors are based on OAMP. They have advantages over PGD, such as faster convergence and are reviewed next. Other notable detector types are briefly discussed before reviewing the channel models used in the literature. The channel models are of decisive importance for estimating the detection performance of the algorithms. Finally, the limited literature on real-time processing of ML-enhanced massive MIMO detection is reviewed.
4.1. Introduction

Since OAMP has been identified as a well-suited candidate, commonalities of the OAMP-Net [31] and MMNet [26] algorithms are identified, and a unified algorithm is proposed in Section 4.3. The proposed algorithm allows the computation of MMNet, i.i.d MMNet, OAMP-Net, and classical OAMP without changing the algorithm structure. Merely the inputs to the algorithm are assigned different values depending on the type. The algorithm’s computational complexity is briefly reviewed to provide a first estimate of the accelerator complexity.

Next, the resulting algorithm is transformed into hardware-friendly operations, and a microarchitecture is defined in Section 4.4. A digital circuit is developed via Vitis-High Level Synthesis (HLS) and synthesised for the Xilinx RFSoC.

The accelerator’s profiling results are presented for many system configurations and modulation types in Section 4.5. The pipelined latency of the detector is as low as 2μs; however, the overall performance in terms of throughput and latency is lower compared to traditional (non-ML) accelerators in the literature. This accelerator serves as a baseline for Chapter 5, in which further improvements on the algorithm and hardware are proposed.

4.1.1 Contribution

The core contribution of this chapter is the unified algorithm allowing the implementation of MMNet and OAMP-Net in a common accelerator, its hardware architecture and implementation, and the profiling of the resulting accelerator. The resulting accelerator could replace a classical massive MIMO detector in a classical receiver processing chain as seen in Fig. 2.5. There are no particular requirements for this placement except for a way to provide the learned parameters to the accelerator.

The reported algorithm, accelerator architecture and digital circuit are covered by the publication in [28]:

4.1 Introduction


4.2 State of the Art

The extensive research interest in ML-enhanced massive MIMO detection resulted in many proposals based on various underlying algorithms. This section briefly reviews and classifies the most influential research based on the underlying algorithm type. Although this work focuses on massive MIMO, some MIMO proposals with a smaller number of BS antennas are discussed where appropriate. In particular, for real-time processing, little work has been done in the space of ML-enhanced massive MIMO detection.

4.2.1 Data-Driven Designs

The detection algorithms can be categorised based on whether or not domain knowledge is incorporated into their architecture. If no such knowledge is used, the algorithm is categorised as data-driven. Of course, model-driven algorithms also require data to learn from the experience; however, they are based on known algorithms. Data-driven designs typically consist of the classical layers used in deep learning such as FC-, CNN-, and RNN- layers as introduced in Section 2.4.

Autoencoder

One of the earliest proposals for a data-driven, machine learning-based signal detection in communications was made by the authors in [53, 97]. The transmitter, as well as the receiver, are built from multiple FC layers. The channel between the transmitter and receiver is modelled and implemented within the same training framework. In deep learning, the structure where a
learnable neural network performs a transformation to an intermediate signal representation and then another neural network performs the transformation to a target representation is referred to as **autoencoder**. Autoencoders are typically used for dimensionality reduction to improve performance on tasks such as classification [51]. In mobile communications, on the other hand, the goal is to transmit a certain amount of data over the channel and reconstruct it with the least number of errors on the receiver side. The work by O’Shea et. al. in [53, 97] has shown that the autoencoder can learn and optimise the used symbol alphabet during training, thereby improving detection performance. However, the tested MIMO configuration is just two receive- and two transmit- antennas. An autoencoder for hybrid beamforming in a massive MIMO downlink scenario is implemented and profiled in [98]. The autoencoder design philosophy might be the closest to a true neural network-based, end-to-end communication system as envisioned by some researchers [13]; however, it is still in its early development phase, and many open questions remain.

**Deep-Learning Receivers**

Another option is to rely on conventional symbol alphabets and only implement or enhance the receiver process with deep-learning-based structures. The neural networks **DenseNet** and **MobileNetV2** are originally designed for image classification tasks but can be repurposed for the MIMO detection problem [99]. The authors use these neural networks to replace multiple classical receiver blocks such as channel estimation, space-time coding, signal detection, and channel coding. This has the advantage of allowing a global optimisation process in the receiver. Results show performance gains in terms of reduced SER when using non-ideal channels as compared to a traditional detection algorithm. The authors test various MIMO system configurations of up to four receive and transmit antennas with BPSK and QPSK modulation. The computational cost of the receiver is, however, very high. For DenseNet, the number of multiplications is \( \approx 312 \times (M_R \times M_T) \) while for MobileNetV2 it is \( \approx 255 \times (M_R \times M_T) \). This large computational cost might be acceptable
for image processing where throughput and latency requirements are relatively low; however, in communications where requirements are high, it is currently infeasible to compute these neural networks in real time and at scale. Further, the technique does not scale well to massive MIMO.

Instead of re-purposing existing neural networks from other domains, the authors in [100] develop new neural networks from basic deep learning building blocks. Based on CNN-, RNN-, and FC- layers three neural networks are evaluated for a 2x2 MIMO system. A Rayleigh channel is used and the networks show close to maximum likelihood performance, however, it is not clear how varying channels are handled as the networks do not consider the channel matrix as an input. Further, the small number of antennas makes the results not indicative of actual massive MIMO performance and cost.

The work in [101] compares a CNN and DNN implementation of a detector for a 2x2 MIMO system. The authors in this work provide the channel matrix $H$ as well as the received vector $y$ as inputs to their detector and consider the impact of imperfect channel knowledge. The results show that these networks are capable of outperforming the traditional Zero-Forcing and MMSE algorithms as well as DetNet (see Section 4.2.2). The disadvantage of these networks is the immense computational complexity. Approximately 215k and 208k parameters are required for the DNN and CNN network, respectively. Considering the small MIMO configuration and the Modulation types of BPSK and QPSK, the scalability issue of the approach is clear.

The authors in [102] propose a partial learning method to efficiently tradeoff complexity and performance. First, a neural work consisting of multiple FC layers provides an estimate of the sent symbol vector $\hat{x}$, and then a zero-forcing detector with a decision feedback equaliser is deployed to arrive at the final estimation of $\hat{x}$. The work shows improvements over traditional methods in terms of SER for MIMO combinations of 8x8, 32x32, and 64x64 antennas with BPSK modulation. The neural network introduces $\approx 49k$ multiplications per de-
4.2. State of the Art

tection for the 64x64 case on top of the existing linear detection method, which is much less than other approaches. On the other hand, the used channel model is unrealistic for a mobile communication scenario, and the comparison to other ML-based algorithms is limited.

Data-Driven Design Limitations

At the current time, data-driven designs show limitations in their practical deployment. One of the main limiting factors is computational complexity. As seen above, detectors can have up to a few hundred thousand model parameters, even for a small number of receive and transmit antennas. As latency and throughput are primary performance metrics in mobile communications, running inference on these networks in real-time becomes infeasible.

Another concern with purely data-driven designs is that the domain knowledge acquired in decades of research and development is discarded. For many problems in communication science, good models and approximations of systems exist; for some problems, even analytical solutions can be provided. The purely data-driven design approach discards all that knowledge. It can result in overly complex solutions and a lack of robustness to changes in the underlying statistical properties of a system.

Pure data-driven solutions are intriguing from a conceptual point, especially the end-to-end learning solutions; however, their limitations are yet to be overcome effectively. Much recent research has therefore focused on a model-driven approach. The following section reviews some of the most influential model-driven designs recently proposed in the literature and elaborates on their strengths and weaknesses.
4.2. State of the Art

4.2.2 System Model and Projected Gradient Descent (PGD)

The complex-valued massive MIMO system can be described as introduced in Eq. (2.12)

\[ \mathbf{y} = \mathbf{H} \mathbf{x} + \mathbf{n}. \quad (4.1) \]

With the complex-valued channel matrix \( \mathbf{H} \in \mathbb{C}^{M_R \times M_T} \), the receive vector \( \mathbf{y} \in \mathbb{C}^{M_R} \), and the transmit vector \( \mathbf{x} \in \mathbb{C}^{M_T} \). The noise vector \( \mathbf{n} \) consists of \( M_R \) i.i.d. complex Gaussian entries such that \( \mathbf{n} = \mathcal{CN}_{M_R}(0, \sigma^2) \). To simplify the hardware design, and since most machine learning frameworks are not capable of processing complex numbers, the channel matrix can be decomposed into a real-valued channel matrix as follows:

\[ \mathbf{H} = \begin{bmatrix} \Re(\mathbf{H}) & -\Im(\mathbf{H}) \\ \Im(\mathbf{H}) & \Re(\mathbf{H}) \end{bmatrix} \quad (4.2) \]

The functions \( \Re(\cdot) \) and \( \Im(\cdot) \) respectively obtain a complex number’s real and imaginary parts. In a similar fashion, \( \mathbf{y} \) is decomposed to \( \mathbf{y} \in \mathbb{R}^{M_R}; M_R = 2 \times M_R \), \( \mathbf{x} \) is decomposed to \( \mathbf{x} \in \mathbb{R}^{M_T}; M_T = 2 \times M_T \), and \( \mathbf{n} \) is decomposed to \( \mathbf{n} \in \mathbb{R}^{M_R}; M_R = 2 \times M_R \). Please note that for simplicity the values \( \mathbf{y}, \mathbf{H}, \mathbf{x}, \) and \( \mathbf{n} \) are redefined as real-value decomposed as compared to Eq. (2.12) where these quantities are complex-valued. The real-valued system model thus is described as

\[ \mathbf{y} = \mathbf{H} \mathbf{x} + \mathbf{n}. \quad (4.3) \]

Due to its relative simplicity, the PGD algorithm is a natural choice for iteratively finding the solution for the massive MIMO ML detection problem of Eq. (2.15):

\[ \hat{\mathbf{x}}_{ML} = \arg \min_{\mathbf{x} \in \mathbb{C}^{M_T}} \| \mathbf{y} - \mathbf{H} \mathbf{x} \|_2^2 \quad (4.4) \]
4.2. State of the Art

The PGD algorithm is iterative in nature and has the form of [25]:

\[
\hat{x}_{k+1} = \Pi \left[ \hat{x}_k - \delta_k \frac{\partial \|y - Hx\|_2^2}{\partial x} \bigg|_{x = \hat{x}} \right], \\
= \Pi \left[ \hat{x}_k - \delta_k (H^T H \hat{x}_k - H^T y) \right], \\
= \Pi \left[ \hat{x}_k - \delta_k H^T (H \hat{x}_k - y) \right],
\]

where \( \Pi [\cdot] \) is a projection operation onto the set of possible solutions in \( C_{c^{MT}} \).

Note that the optimisation problem formalised here is different from the MMSE optimisation problem in Eq. (B.9). Here, directly the term \( \|y - Hx\|_2^2 \) is minimized by iteratively finding \( x \), whereas, in the MMSE case, an optimal matrix \( W \) is to be found which minimizes \( \|x - yW\|_2^2 \). The projection operation represents another optimisation problem

\[
\Pi (x) = \arg \min_{z \in C_{c^{MT}}} \frac{1}{2} \|z - x\|_2^2.
\]

It finds the closest value belonging to the symbol alphabet in terms of the norm2 distance. This operation, however, can be computationally highly complex due to the potentially high dimensionality of \( x \) and a potentially large constellation set \( C_R \). A standard method for solving this problem exactly with reasonable computational complicity is sphere decoding [103]. However, a non-linear, element-wise projection operation is typically used, such as the signum function for BPSK and QPSK modulation.

Since the projection operation and the setting of the correct stepsize is non-trivial, one of the first proposals for ML-enhanced detectors for massive MIMO has been based on PGD and was named DetNet [25, 104]. In DetNet, the iterations of the PGD algorithm are unrolled into layers. As seen in Eq. (4.6), the terms \( H^T y \) and \( H^T H \) are essential for the PGD algorithm and therefore are provided as inputs to each layer. Further, \( \hat{x}_k \) is provided as an input and...
\( \hat{x}_{k+1} \) as an output of each layer. Another parameter \( \hat{v}_k \) is passed between layers. All inputs are concatenated, multiplied with a weight matrix and before going into a ReLU, the bias vector is added. To generate the outputs of the layer, \( \hat{x}_k \) and \( \hat{v}_k \) are multiplied by another weight matrix, and a bias vector is added for each output. DetNet showed good detection performance and inspired much research to follow up and improve upon the idea. A citation tree showing the most important connections of derived work is shown in Fig. 4.1. Apart from providing more results on DetNet, the work in [104] also introduces the FullyCon network. It is a simple neural network structure which does not directly take \( H \) into account. The results show that FullyCon works well for non-varying channels (i.e. training on each channel realisation is required).

![Citation Tree](image)

**Figure 4.1**: Overview of research based on PGD. The arrows indicate the most important citations and the year of publication on the right-hand side.

The work in [106] introduces a simplified version of DetNet called Sparsely Connected Net (SCNet). SCNet reduces the number of computations by a.) removing the secondary input/output signal \( \hat{v}_k \), b.) removing unnecessary network connections (i.e. making the weight matrices sparse), and by c.) simplifying the loss function. It also claims better performance than DetNet on the tested fast-fading channel when a large number of antennas are present at the receiver and transmitter.
4.2. State of the Art

Another network simplification of SCNet is introduced in [112] and named: fast convergence, sparsely connected detection network (FS-Net). It proposes to share the same weight and bias values for the linear part of Eq. (4.6) \( (H^T H \hat{x}_k - H^T y) \) to simplify the network. Also, a different loss function is chosen to speed up training.

Inspired by DetNet, the work in [105] proposes a multilevel activation function which allows the network to be more efficient for higher modulation orders. Since DetNet chooses a softmax-type activation function to produce \( \hat{x} \), it can only support BPSK and QPSK modulation types. In [105], the multilevel activation function is composed of multiple sigmoid functions and allows for higher modulation types in \( \hat{x}_k \). Also, it is proposed to use multiple parallel networks, which are initialise via different initial guesses of \( \hat{x}_0 \) and select the final output depending on which network produced the smallest residual value in \( \hat{x}_{M_i} \).

This idea is further explored in the Parallel Detector Network (PDN) [110]. The authors demonstrate performance improvements over DetNet and test configurations of up to eight parallel detectors. This detector adds another term to the input vector of each layer, namely \( \text{diag}(H^T H) \hat{x}_k \) resulting in the concatenated input of:

\[
i_{k+1} = \begin{bmatrix}
    \hat{x}_k - \delta_1 H^T H \hat{x}_k - \delta_2 H^T y \\
    \text{diag}(H^T H) \hat{x}_k \\
    v_k
\end{bmatrix},
\] (4.9)

where \( v_k \) is \( i_{k+1} \) multiplied with a weight matrix. The concatenated, intermediate variable \( i_k \) is multiplied with another weight matrix and passed through an activation function and some other blocks to produce \( \hat{x}_{k+1} \). The results show that even if only one detector is used, the detection performance over DetNet is improved.
4.2. State of the Art

Another approach with multiple, parallel FullyCon networks is presented in [113] and named ELRID. The combination of the outputs \( \hat{x}_{M_t} \) of each FullyCon network is approached by summing the outputs as a weighted sum. It is not clear whether or not the weights for this summation are learned. However, in the next step, the resulting estimation of the transmitted symbol vector is processed in another PGD iteration. The work does not compare performance to the regular DetNet or FullyCon detector.

The detector network proposed in [109] is named Deep Learning Net (DLNet), and the layer structure is very similar to that of DetNet. However, the authors use 50 layers in their deep detector to improve detection performance. To manage the vanishing gradient problem in deep neural networks, each layer’s input of \( \hat{x}_k \) is weighted and added to the layer’s output \( \hat{x}_{k+1} \), such that \( \hat{x}_{k+1} = \alpha \hat{x}_{k+1} + (1 - \alpha) \hat{x}_k \). The authors set the numerical value of the hyperparameter \( \alpha \) to 0.03 in their experiments and results, most likely from hyperparameter tuning in their environment.

The Trainable Projected Gradient (TPG) detector proposed in [107, 108] uses the compact form of the PGD algorithm as seen in Eq. (4.7). It replaces \( H^T \) in Eq. (4.7) by a matrix \( W \). This Matrix is set to the linear MMSE matrix:

\[
W \triangleq H^T (H H^T + \alpha I_R)^{-1}
\]

The parameter \( \alpha \in \mathbb{R} \) is learnable, as well as other real-valued, scalar parameters in the linear part and the activation function of the detector. Since all learnable parameters are scalars, the number of learnable parameters is low. However, the detector performs well in comparison to other traditional detectors tested. A comparison between TPG, DetNet or any machine learning-enhanced algorithm is not provided.

The work in [111] introduces Learned Conjugate Gradient descent Net (LcgNet) uses a conjugate gradient descent algorithm instead of the PGD algorithm. This algorithm targets faster convergence by ensuring directions of the descent are orthogonal to each other. Results are provided for various antenna configurations and for a modulation scheme of up to QAM16. A detailed comparison with DetNet shows improvements in detection performance and lower computational complexity.
The PGD based detectors achieve good performance and are popular due to their conceptual simplicity. However, many PGD approaches use many layers and might be computationally complex. DetNet, for example, uses 3000 layers and DLNet uses 50 layers [25] [109]. AMP based detectors have been proposed as an alternative and are reviewed next.

### 4.2.3 Orthogonal Approximate Message Passing (OAMP)

#### Classical AMP and OAMP detection

AMP has been inspired by iterative thresholding algorithms and has been first conceived for compressed sensing applications [114, 115]. Since then, variations of the algorithm have been applied to various statistical estimation tasks such as machine learning, image processing, and communications [116]. The basic form of the AMP algorithm is:

\[
\begin{align*}
    r_k &= y - H \hat{x}_k + v_k, \quad (4.10) \\
    z_k &= H^T r_k + \hat{x}_k, \quad (4.11) \\
    \hat{x}_{k+1} &= \eta(z_k), \quad (4.12)
\end{align*}
\]

where \(r_k\) is the residual, \(z_k\) is a noisy estimate of \(x_{k+1}\), and \(v_k\) is an Onsager term. It is worth noting that the linear part of PGD (i.e. the argument in Eq. (4.7)) is equivalent to \(z_k\) in Eq. (4.11), except the omission of the step size \(\delta_k\) in Eq. (4.11) and the addition of the Onsager term. The Onsager term is what differentiates the AMP algorithm from the iterative thresholding algorithm.

Eq. (4.12) differs from PGD as the noisy estimate \(z_k\) is denoised element-wise by the denoiser function \(\eta(\cdot)\) in Eq. (4.12).

Based on the AMP algorithm and its application in compressed sensing, the authors in [117] propose the Individually Optimal LAMA (IO-LAMA) algorithm. The same algorithm is also just called LArge MIMO AMP (LAMA) and is shown in Algorithm 2 [118, 119].
4.2. State of the Art

Algorithm 2: LAMA algorithm [117].

input : Received signal $y \in \mathbb{R}^{M_R}$
input : Channel matrix $H \in \mathbb{R}^{M_R \times M_T}$
input : Noise variance $\sigma^2 \in \mathbb{R}$
output: $\hat{x}_{I+1} \in \mathbb{R}^{M_T}$

/* initialization */
1 $\hat{x}_1 \in \mathbb{R}^{M_T} \leftarrow E_X[C_R]$

/* preprocessing */
2 $\beta \leftarrow M_T/M_R$; $y_{MRC} \leftarrow H^T y$; $G_T \leftarrow H^T H$

/* iteration loop */
3 for $i \leftarrow 1$ to $M_I$ do
4 $z_i \leftarrow y_{MRC} + (I_T - G_T)\hat{x}_i + v_i$ // linear function
5 $\hat{x}_{i+1} \leftarrow F(z_i, \sigma^2/2 + \beta \tau_i)$ // calculate estimate of $\hat{x}$
6 $\phi_{i+1} \leftarrow G(z_i, \sigma^2/2 + \beta \tau_i)$ // calculate estimate of variance $\tau$
7 $\tau_{i+1} \leftarrow \sum_{k=1}^{M_T} \phi_{i,k}$
8 $v_{i+1} \leftarrow \beta \tau_{i+1} (z_i - \hat{x}_i)$ // calculate new onsager term
9 end

The function $F(z, \tau)$ produces the mean value of $z_i$ (i.e. the denoised, new estimate of $\hat{x}_{i+1}$). The function $G(z, \tau)$ produces the variance of $z$. If viewed from a message-passing perspective, these functions produce the mean and variance of the messages, hence the algorithm name. The functions are defined as

$$F(z_k, \tau) = \int_{c \in \mathbb{C}} c \times f(c|z_k, \tau) dc,$$  \hspace{1cm} (4.13)$$

$$G(z_k, \tau) = \int_{c \in \mathbb{C}} |c|^2 \times f(c|z_k, \tau) dc - |F(z_k, \tau)|^2,$$  \hspace{1cm} (4.14)$$

where $f(c|z_k, \tau)$ is the posterior PDF defined as

$$f(c|z_k, \tau) = \frac{1}{Z} p(z_k|c, \tau)p(c); \text{ with } p(z_k|c, \tau) \approx \mathcal{N}(c, \tau),$$  \hspace{1cm} (4.15)$$
with $Z$ being a normalisation constant. Since we assume equiprobable symbols in $x$, $p(c)$ can be omitted. The core observation is that in AMP, the noise on $z$ is i.i.d Gaussian distributed under the condition that the channel matrix $H$ and the noise $n$ is i.i.d Gaussian distributed [118]. If these assumptions hold, then the ideal implementation of the mean- and variance- functions $F$ and $G$ are given as shown in Algorithm 3.

**Algorithm 3: Mean and Variance functions $F$ and $G$**

```latex
\begin{verbatim}
\textbf{input} : noisy estimate $z \in \mathbb{R}^{M_T}$
\textbf{input} : noise variance $\tau \in \mathbb{R}$
\textbf{input} : unique symbol values $c \in \mathcal{C}$
\textbf{output}: denoised estimate $\hat{x} \in \mathbb{R}^{M_T}$
\textbf{output}: noise estimate $\phi \in \mathbb{R}^{M_T}$

1 for $j \leftarrow 1$ to $M_T$ do \hspace{1cm} // row-wise
2 \hspace{1cm} for $k \leftarrow 1$ to $M_C$ do \hspace{1cm} // column-wise
3 \hspace{2cm} $arg_{j,k} \leftarrow -\frac{(z_j - c_k)^2}{2\times \tau}$ \hspace{1cm} // $arg \in \mathbb{R}^{M_T \times M_C}$
4 \hspace{1cm} end
5 \hspace{1cm} end
6 foreach $a \in arg$ do $a \leftarrow e^a$ \hspace{1cm} // element-wise
7 for $j \leftarrow 1$ to $M_T$ do \hspace{1cm} // row-wise
8 \hspace{1cm} ssum $\leftarrow (\sum_{k=1}^{M_C} arg_{j,k})^{-1}$ \hspace{1cm} // $ssum \in \mathbb{R}$
9 \hspace{2cm} for $k \leftarrow 1$ to $M_C$ do \hspace{1cm} // column-wise
10 \hspace{3cm} prob$_{j,k} \leftarrow arg_{j,k} \times ssum$
11 \hspace{2cm} end
12 \hspace{1cm} end
13 \hspace{1cm} end
14 \hspace{1cm} $x \leftarrow \text{prob} \times c$; $\phi \leftarrow \text{prob} \times c^2 - x^2$
\end{verbatim}
```

Another often-used variant of the original AMP algorithm to perform massive MIMO detection is OAMP [120]. It was introduced to improve the stability of the classical AMP algorithm for channel matrices not following an i.i.d Gaussian distribution. The OAMP algorithm is shown in Algorithm 4. It can be implemented in different flavours, allowing performance and computational complexity to be traded off. By setting $W_i$ to one of the classical linear detector matrices $W_{MRC}$, $W_{ZF}$, or $W_{MMSE}$ as introduced in Section 2.3.2 this can be realised.
4.2. State of the Art

In the case of setting $W_i$ to $W_{MRC}$ or $W_{ZF}$ the computational complexity can be reduced since $W_i$, $B$, $tr_B$, and $tr_W$ can be calculated during preprocessing and are the same for all iterations. This setting, however, will reduce performance. The work in [120] finds an optimal matrix to be used in the algorithm, namely $W_{opt}$. This is the most complex option and needs to be computed in each iteration on top of the MMSE computation. In particular, the matrix inverse might be prohibitively complex for real-time deployment.

To understand the OAMP algorithm, a concise derivation of $\tau_i$ and $v_i$ is provided. For a rigorous derivation, the interested reader is referred to [120]. First, two error terms are defined as

$$h_i = z_i - x \quad //\text{Error in the linear estimation.} \quad (4.16)$$

$$q_i = x_i - x \quad //\text{Error in denoised estimation.} \quad (4.17)$$

By using Line 9 of Algorithm 4 and Eq. (4.17), $h_i$ can be expressed as

$$h_i = q_i + x + W_i y - W_i H(q_i + x) \quad (4.18)$$

$$= q_i (I_T - W_i H) + W_i (y - H x) \quad (4.19)$$

The MSE of the error of the linear estimation $h_i$ (Eq. (4.16)) can be expressed as [121]

$$v_i = \text{MSE}(q_i) = \frac{1}{MT} \mathbb{E} \{ ||q_i||_2^2 \} = \frac{||r_i||_2^2 - MR \sigma^2}{tr_G}. \quad (4.20)$$

The MSE of the error in the noisy estimation $h_i$ (Eq. (4.17)) can be expressed by using Eq. (4.19) and Eq. (4.20) as
Algorithm 4: OAMP algorithm with selectable OAMP matrix type $W_{type}$ [120].

**input**: Received signal $y \in \mathbb{R}^{M_R}$
**input**: Channel matrix $H \in \mathbb{R}^{M_R \times M_T}$
**input**: OAMP matrix type $W_{type}$
**input**: Noise variance $\sigma^2 \in \mathbb{R}$

**output**: $\hat{x}_{M_I+1} \in \mathbb{R}^{M_T}$

/* initialization */
1 $\hat{x}_1 \in \mathbb{R}^{M_T} \leftarrow \mathbb{E}[C_R]; \tau_0 \leftarrow 1$

/* preprocessing */
2 if $W_{type} = mrc$ then $W_i \leftarrow H^T; \forall i \in [0, M_I]$
3 else if $W_{type} = pinv$ then $W_i \leftarrow (H^T H)^{-1} H^T; \forall i \in [0, M_I]$
4 $B \leftarrow I_T - W_i H; G_T \leftarrow H^T H$
5 $tr_G \leftarrow \text{Tr}(G_T); tr_B \leftarrow \text{Tr}(B^T B)$
6 $tr_{W_1} \leftarrow \text{Tr}(W_1^T W_1); \forall i \in [0, M_I]$

/* detector loop */
7 for $i \leftarrow 1$ to $M_I$

/* linear function */
8 $r_i \leftarrow y - H \hat{x}_i$
9 $z_i \leftarrow \hat{x}_i + W_i r_i$

/* calculate new estimate of $\hat{x}$ * /
10 $\hat{x}_{i+1} \leftarrow F(z_i, \tau_i)$

/* calculate new estimate of variance $\tau$ */
11 $v_i \leftarrow \frac{\|r_i\|^2 - M_R \sigma^2}{tr_G}$
12 if $W_{type} = \text{opt or } W_{type} = \text{mmse}$ then
13 
14 
15 if $W_{type} = \text{mmse}$ then $W_i \leftarrow \hat{W}_i$
16 if $W_{type} = \text{opt}$ then $W_i \leftarrow \frac{2M_T}{\text{tr}(W_i H)} \hat{W}_i$
17 if $W_{type} = \text{opt or } W_{type} = \text{mmse}$ then
18 
19 /* overwrite $B$, $tr_B$ and $tr_W$ */
20 $B \leftarrow I_T - W_i H$
21 $tr_B \leftarrow \text{Tr}(B^T B); tr_W \leftarrow \text{Tr}(W^T W)$
22 end
23 $\tau_i \leftarrow \frac{1}{2 M_T} tr_B \times v_i + \frac{1}{4 M_T} tr_W \times \sigma^2$
24 end
\[ \tau_i = \text{MSE}(h_i) = \frac{1}{M_T} \mathbb{E} \{ \| h_i \|^2 \}, \]  
(4.21)

\[ = \frac{1}{M_T} \mathbb{E} \{ q_i B + W_i n \}, \]  
(4.22)

\[ = \frac{v_i}{M_T} \mathbb{E} \{ B \} + \frac{\sigma^2}{M_T} \mathbb{E} \{ W_i \}, \]  
(4.23)

\[ = \frac{v_i}{M_T} \text{tr}(B) + \frac{\sigma^2}{M_T} \text{tr}(W_i), \]  
(4.24)

and corresponds to Line 21 in Algorithm 4.

**ML-enhanced OAMP detection**

For both AMP and OAMP algorithms, the performance of the algorithm is primarily determined by the noise distribution on \( z_i \). The linear part of the algorithm can be seen as shaping the noise as such by calculating the appropriate \( W_i \). Also, the accuracy of estimating the noise variance \( \tau \) is decisive in determining the performance. The step from AMP to OAMP improves these two parameters for the practical application to MIMO and delivers higher detection performance. Another algorithm evolution is applying ML to learn and optimise these parameters to achieve even higher detection performance.

The authors in [31] propose to add learnable, scalar parameters to the OAMP algorithm to allow for finding the optimal step size. This detector is named **OAMP-Net**. In the linear function at Line 9 of Algorithm 4, the parameter \( \theta_1 \) is added such that

\[ z_i \leftarrow \hat{x}_i + \theta_{1,i} W_i r_i. \]  
(4.25)

Further, a parameter scaling the noise variance in \( \tau \) is added in Line 21:

\[ \tau_i \leftarrow \frac{1}{2M_T} \text{tr}(B) \times v_i + \frac{\theta_{2,i}}{4M_T} \text{tr}(W_i) \times \sigma^2. \]  
(4.26)
In OAMP-Net, the matrix $W_i$ is chosen to be the optimal matrix ($W_{\text{type}} = \text{opt}$). In a previous implementation for sparse signal recovery applications, the pseudo-inverse of $H$ is assigned to all $W_i$ ($W_{\text{type}} = \text{pinv}$). This network was called TISTA [122]. Another related work to OAMP-Net is the Trainable AMP (TAMP) detector presented in [123]. It consists of a preprocessing stage which calculates the Singular Value Decomposition (SVD) of the channel matrix. Next, an unrolled Generalized Approximate Message Passing (GAMP) detector is enhanced with learnable parameters to perform the signal detection. Simulation results show some performance improvement over OAMP-Net. However, the SVD decomposition in the preprocessing is also computationally expensive. A citation tree shows the most important connections of derived work in Fig. 4.2.

![Figure 4.2: Overview of research based on approximate message passing, including the most important citations indicated by arrows and the year of publication on the right-hand side.](image)

The work in [26] introduces other learnable parameters into the OAMP algorithm and presents two versions, namely **MMNet-iid** and **MMNet**. The former sets $W_i = H^T$ and introduces a learnable parameter in the linear part and noise variance estimation part similar to that of OAMP-Net. MMNet, on the other hand, introduces $W_i$ as a learnable matrix and adds a vector to scale the noise estimate individually for each element of $\hat{x}$.

MMNet’s performance on realistic channels is impressive. However, the cost for this performance is its requirement of online training. Online training means that before the detector can be used, it has to be trained on the specific realisation of the channel and retrained in every coherence interval. The training could be based on random, on-the-fly generated, $x$-values and the current
channel matrix. If the detector is trained on a slightly different channel matrix, it performs very poorly, as shown later in Chapter 5. In practice, this means an excessively high detection latency as the detector’s training must be completed first.

On the other hand, OAMP-Net performs well without online training. However, its computational complexity is challenging for real-time deployment. It requires the MMSE-matrix calculation with current noise estimates for each channel use and algorithm iteration. This includes a full matrix inverse in each iteration (Algorithm 4, Line 13).

To avoid the issue of online learning, the work in [124] introduces Hyper-MIMO. A hyper-network describes a setup where one neural network learns the parameters used in another neural network. Hence HyperMIMO extends MMNet by a fully connected neural network which learns the parameters of MMNet (such as $W$) for all channel realisations. The hyper-network takes in the upper triangular matrix of the QR-decomposed channel matrix and consists of multiple dense neural network layers. The disadvantage of HyperMIMO is a slight loss in performance compared to MMNet and the higher computational cost. The QR decomposition of the channel matrix is costly; however, it must be performed only once per channel coherence interval. Further, the dense layers might require a large number of parameters for a large number of connected users. Unfortunately, HyperMIMO is evaluated only on a specific local scattering channel model. It is unclear whether or not the reported performance can be achieved using a realistic channel model such as QUAsi Deterministic Radlo channel GenerAtor (QuaDRiGa) [126].

The work in [125] introduces OAMP-Net2, which presents several improvements over OAMP-Net. Firstly, most previous detectors assume perfect CSI; however, in OAMP-Net2, possible CSI estimation errors are taken into account, thereby improving overall performance. Secondly, soft-output information is
provided, which is preferred by blocks coming after the detector. Thirdly, the set of learnable parameters has been updated. Overall, OAMP-Net2 shows improved performance and robustness as compared to OAMP-Net. However, a comparison with [26] is missing.

4.2.4 Other Notable Detectors

Belief Propagation

Another algorithm relying on message passing is Belief Propagation (BP). Conceptually, this algorithm consists of observational nodes and symbol nodes connected in a factor graph or a Markov random field [127]. Messages are iteratively passed between the nodes providing an efficient way of estimating $\hat{x}$. Classical BP detectors are proposed in [127, 128]. Dampening factors and other parameters can be learned and improve the detection performance. The detector proposed by the authors in [129] adds learnable dampening factors to the messages passed between nodes, thereby outperforming the classical BP algorithm. The tested MIMO configurations are 8x8 and 16x16 with a Rayleigh channel model and BPSK modulation. In [21], a damped BP, a max-sum BP, and a simplified Message Passing Detector (sMPD) algorithm are proposed, and each algorithm is extended with learnable parameters. The damped BP algorithm learns the damping factors. The max-sum algorithm learns damping, normalisation, and offset factors, and the sMPD algorithm learns damping, re-scaling, and offset factors. In the performance evaluation with antenna configurations of 32x8, 64x8, and 128x8, a Rayleigh channel, and a modulation type of QAM16, the machine-learning-enhanced detectors show better or equal performance as MMSE detection.
ADMM

The ADMM algorithm is commonly used to solve constraint convex optimisation problems and has been proposed for MIMO detection (e.g. [130]). Inspired by the deep unfolding and by the previous work on ML-enhanced PGD detectors, the work in [131] proposes to apply a similar strategy to the ADMM algorithm. The penalty parameter $\lambda \in \mathbb{R}^{MN}$ is split up into multiple parts, which are multiplied element-wise. One part is set to the per-user channel power, and the other is a learnable parameter. The authors name the resulting detector ADMM-Net and provide SER performance analysis for various antenna configurations. The authors claim a less complex detector structure and improved SER detection performance compared to the PGD-based DetNet detector. The proposed detector, however, only supports BPSK and QPSK modulation schemes.

The work in [132] removes this limitation by basing their detector on the recently proposed Penalty Sharing (PS)-ADMM algorithm [133]. The authors then propose to learn a penalty parameter similar to the work in [131] and name this detector ADMM-PSNet. In a further investigation, a MultiLayer Perceptron (MLP) is introduced to replace the expensive $\hat{x}$-estimation step, which involves a MMSE-matrix inversion in the PS-ADMM algorithm. This detector is named ADMM-HNet and reduces complexity significantly. Compared to DetNet and the traditional MMSE detector, improved detection performance is shown over a flat fading i.i.d Rayleigh channel.

As the research in the field of ML-based detection is vast and fast-evolving, only some recently proposed detectors can be reviewed here. Table 4.1 gives an overview of the computational complexity of various of the above discusses detectors. The first four rows show a large number of learnable parameters in model-driven designs. DetNet can reduce this number; however, is still computationally complex. Promising detectors from a complexity perspective are based on partial learning, OAMP, or further simplified PGD detectors. A recent survey specifically on uplink massive MIMO detectors can be found [134] and might interest the reader.
4.2. State of the Art

Table 4.1: Complexity comparison of various MIMO or massive MIMO detectors in terms of multiplications used per detection.

<table>
<thead>
<tr>
<th>Detector</th>
<th>Comment</th>
<th>Number of Multiplications</th>
</tr>
</thead>
<tbody>
<tr>
<td>DenseNet [99]</td>
<td>Repurposed image classification networks</td>
<td>$312k \times M_R \times M_T$ (1)</td>
</tr>
<tr>
<td>MobileNetV2 [99]</td>
<td></td>
<td>$255k \times M_R \times M_T$ (1)</td>
</tr>
<tr>
<td>CNN [101]</td>
<td>2x2 MIMO</td>
<td>$215k$ (1)</td>
</tr>
<tr>
<td>DNN [101]</td>
<td>2x2 MIMO</td>
<td>$208k$ (1)</td>
</tr>
<tr>
<td>Partial Learning [102]</td>
<td>64x64 MIMO</td>
<td>$\approx 49k + \text{traditional detector overhead}$</td>
</tr>
<tr>
<td>DetNet [25, 104]</td>
<td>Based on PGD algorithm</td>
<td>$3M_T \text{ Layers } \times (52M_T^2 + 11M_T)$</td>
</tr>
<tr>
<td>OAMPNet $W_i = H^T$</td>
<td>A detailed complexity analysis can be found in Chapter 5</td>
<td>$M_I(5M_T M_C + 2M_R M_T + M_R + 5)$</td>
</tr>
<tr>
<td>MMNet $W_i$ is learned</td>
<td></td>
<td>$M_I(5M_T M_C + 2M_R M_T + M_R + 5)$</td>
</tr>
</tbody>
</table>

(1) Number of learnable parameters, not multiplications

4.2.5 The importance of channel models

In the diverse proposals of ML-enhanced detectors, various MIMO channel models are used. These models range from simply drawing i.i.d. samples from a Gaussian distribution for each entry of $H$ to sophisticated, geometry-based stochastic channel models such as QuaDRiGa [126]. The channel model is of undoubted importance for the performance estimation of traditional detectors. Even more so for ML-based detectors as the models learn the channel characteristics by optimising their parameters accordingly. In Table 4.2, the previously introduced detectors are classified by the channel model used for performance evaluation. It can be seen that most designs rely on simple sampling from an i.i.d Gaussian or i.i.d Rayleigh distribution. This is sub-optimal as it does not allow performance estimation of an actual deployment scenario. The difference between an i.i.d Gaussian channel and a real deployment scenario can be very significant, as the example of the classical AMP and LAMA algorithm shows. It performs well on the i.i.d Gaussian channel since the noise at the denoiser input will be i.i.d Gaussian shaped as well; however, it performs very poorly...
on realistic channels (see Section 5.4). The Toeplitz- and Kronecker-matrix-based channels introduce some correlation between base station antennas, providing a slightly advanced model. The QuaDRiGa model is a statistical ray-tracing model capable of simulating three-dimensional propagation based on statistical geometrical modelling of scattering clusters. One of the few proposed ML-based detectors which are simulated with a realistic channel model as QuaDRiGa is MMNet [26]. This is one of the reasons why OAMP-based detectors are investigated closer below.

Table 4.2: Channel models used for SER performance simulations in the literature.

<table>
<thead>
<tr>
<th>Channel Model</th>
<th>Channel Model</th>
<th>Channel Model</th>
<th>Channel Model</th>
<th>Channel Model</th>
</tr>
</thead>
<tbody>
<tr>
<td>i.i.d. Gaussian</td>
<td>i.i.d. Rayleigh</td>
<td>Toeplitz</td>
<td>Kronecker [135]</td>
<td>QuaDRiGa [126]</td>
</tr>
<tr>
<td>[26, 25, 104, 109, 110, 112, 113, 131]</td>
<td>[21, 31, 100, 111, 123, 125, 129, 132]</td>
<td>[104, 105]</td>
<td>[123, 125]</td>
<td>[26, 136]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In a typical deployment scenario, the channel matrix has to be obtained by channel estimation techniques. These estimation techniques cannot recover the exact channel matrix; however, most work in the literature assumes perfect CSI for training their detectors. Ideally, CSI estimation errors are also considered (e.g. [101],[125]). Joint channel estimation and signal detection approach could even perform better, which is one of the benefits of applying the ML techniques (e.g. [99]).

4.2.6 Real-time Processing

As seen above, many different ML enhanced detector algorithms are proposed in the literature. Typically they evaluate the proposed algorithms only in terms of SER detection performance in abstract, link-level simulations. Some research reports computational complexity, but most do not consider real-time computation. This can be explained by the fact that the field of machine learning in the physical layer of communication systems is fairly new and just emerging. Some work has been undertaken to show real-time processing capability and will be reviewed next.
The authors in [21] provide an ASIC implementation of their sMPD algorithm (see Section 4.2.4). The supported MIMO configuration is 128x8 with a QAM16 modulation. The accelerator is implemented based on a 65 nm Complementary Metal-Oxide-Semiconductor (CMOS) process and achieves a throughput of $\approx 180$ Mbit/s. Compared to previous, non-machine learning enhanced implementations, the proposed design achieves significantly lower normalised throughput and area efficiency. The authors attribute this not to the machine learning enhancements but to the optimised design methodology and the hard decision output of the compared work. The work is an important step towards real-time deployment; however, a shortcoming is the used channel model of Rayleigh fading. It is not a realistic channel model, and it is unclear how the proposed detector performs on other channels. Further, many hardware details are missing, and implementation details regarding the machine learning parts are unclear. Finally, the hardware only supports one configuration in terms of antenna/user setup and modulation type.

The work in [23] develops a machine learning MIMO-OFDM detector based on an ESN. This type of neural network generates reservoir states and connections between them. The reservoir states and the mapping from the input to the states are generated randomly; mealy, the weights mapping from the reservoir to the output are trained. According to the authors, the fast training on limited training data of the ESN makes this approach especially suitable for a communications problem. The specific scenario is not further described. The work targets Wi-Fi frames with fixed pilot positions in frequency (i.e. comb-type) [137]. A MIMO configuration of 4x4 with 64 subcarriers is used. The modulation type is QAM16, and the channel is created following the 3GPP extended pedestrian model-A with a user speed of 10 km/h. For testing, the authors utilise a SDR platform with an FPGA for the acceleration of the ESN workload. During over-the-air testing, the proposed detector outperformed LMMSE symbol detection in non-LOS scenarios in terms of BER. The transmission data rate, and the accelerator design including throughput and latency numbers are not specified clearly. Also, the scalability of the approach to massive MIMO applications is not addressed in the work.
4.2. State of the Art

Another real-time MIMO detector proposal is made in [136]. The authors propose a joint channel decoding and signal detection scheme based on TurboNet [138] and their Expectation Propagation (EP) based decoder called EPNet. TurboNet utilizes a turbo decoder for channel decoding and exchanges Log-Likelihood Ratio (LLR)s with the EPNet decoder. Based on this, the EPNet decoder calculates a new a priori LLR which is provided as input to the next TurboNet stage. Multiple stages are linked together resulting in an unrolling of the iterative detection process. In simulations, a MIMO system of up to 64×32 with a QAM4 modulation is evaluated. The channel matrix used for comparison with other detectors either follows a Rayleigh distribution or the 3GPP 3D correlated channel as in [26]. The results show that EPNet (without TurboNet) outperforms MMNet and OAMP-Net in the correlated channel case. OAMP-Net and MMNet show approximately the same SER, which is surprising given that typically MMNet outperforms OAMP-Net considerably (see Section 5.4). The authors also provide over-the-air experimental results in a 12x8 antenna setup where the receiver is implemented in non-real-time software. Even though the processing is not performed in real-time, the over-the-air transmission is an important step towards that goal.

As described above, some attempts at processing ML enhanced detection algorithms in real-time have been made recently. However, these attempts do not focus on computation and hardware. It is often not clear what the real-time properties - such as maximum throughput, latency, and required computing resources - of these systems are. These are essential parameters to enable the deployment of the proposed algorithms in actual real-time systems. Further, the profiling across system parameters is not provided. Real-time behaviour across various MIMO configurations such as the number of BS antennas, number of UEs, modulation type, etc. is also not discussed.
4.3 An ML-Enhanced OAMP-type Accelerator

This section proposes a general ML-enhanced OAMP-type accelerator. It supports multiple detector types such as MMNet, OAMP-Net and the classical OAMP algorithm. The implemented detector type is configurable by providing the according parameters from outside the detector. This proposal will first assess the feasibility of ML-enhanced OAMP detection from a processing perspective. As introduced above, OAMP-type algorithms have been intensely researched for being expanded with ML enhancements. However, the feasibility of processing them in real time has not been assessed. The OAMP algorithm and, even more so, the AMP algorithm are sensitive to the statistical characteristics of the channel matrix $H$. The learned parameters in ML-enhanced detectors can, in fact, stabilise the algorithm and remove this constraint. For this reason, OAMP-type detectors benefit significantly from the ML technique and, thereby, are worth investigating for real-time deployment.

Further, regarding the decision on which detector shall be investigated for real-time deployment, OAMP-type detectors were a good choice as MMNet was one of the few detectors evaluated on realistic channel models at that time. Realistic channel models are essential, as elaborated in Section 4.2.5.

In this chapter, we propose to extend Algorithm 4 with machine learning parameters to form Algorithm 5. This algorithm can be seen as a combination of MMNet and OAMPNet and can implement both. The learnable parameters are highlighted by light-green background colour. Different detectors can be implemented by assigning different values to each learnable parameter. The three-dimensional matrix $\Theta$ is learnable, provides an $M_T \times M_R$ matrix for each iteration of the algorithm, and is only used in the MMNet case. The learnable parameter $\Lambda$ provides one scalar per iteration and can be interpreted as a learnable step size by which the contribution of the current iterations estimation of $\hat{x}$ to the noisy symbol estimate $z_i$ is regulated. It is only useful in cases where $W_i$ is not a learnable matrix (i.e. not in MMNet). The $\nu$ parameters are used to scale the noise variance estimate $\tau_i$. Some algorithms introduce separate scaling for the individual terms when calculating $\tau$; however, sometimes $\nu^1$ and
ν² will be set to the same value. The configuration of the learned parameters for each detector type is shown in Table 4.3. When comparing Algorithm 5 with Algorithm 4, it is seen that only configurations of $W_{type}$ are supported, which do not require recalculating the matrices from preprocessing (i.e. $W_{type} = \text{mmse}$ and $W_{type} = \text{opt}$ are not supported). This is done to keep the accelerator design reasonably simple for a first comparison. A proposal for implementing the types for which some preprocessing matrices are recalculated is given in Chapter 5.

**Algorithm 5:** Machine learning extended OAMP accelerator algorithm. Variables with light-green background colour highlight the learnable parameters $\Theta$, $\Lambda$, $\nu^1$, and $\nu^2$.

```latex
\begin{align*}
\text{input} & : \text{Received signal } y \in \mathbb{R}^{M_R} \\
\text{input} & : \text{Channel matrix } H \in \mathbb{R}^{M_R \times M_T} \\
\text{input} & : \text{OAMP matrix type } W_{type} \\
\text{input} & : \text{Noise variance } \sigma^2 \in \mathbb{R} \\
\text{input} & : \text{Learned parameters } \Theta \in \mathbb{R}^{M_I \times M_T \times M_R}, \Lambda \in \mathbb{R}^{M_I}, \nu^1, \nu^2 \in \mathbb{R} \\
\text{output} & : \hat{x}_{M_I} \in \mathbb{R}^{M_T} \\
\end{align*}
```

/* initialization */

1. $\hat{x}_1 \in \mathbb{R}^{M_T} \leftarrow \mathbb{E}[C_R]; \tau_0 \leftarrow 1$

/* preprocessing */

2. if $W_{type} = H^T$ then $W_i \leftarrow H^T; \forall i \in [0, M_I]$
3. else if $W_{type} = \text{pinv}(H)$ then $W_i \leftarrow \text{pinv}(H); \forall i \in [0, M_I]$
4. else if $W_{type} = \text{MMNet}$ then $W \leftarrow \Theta$

5. $B_i \leftarrow I_T - \Lambda_i \times W_i H; \forall i \in [0, M_I]; G_T \leftarrow H^T H$
6. $\text{tr} G \leftarrow \text{Tr}(G_T); \text{tr} B_i \leftarrow \text{Tr}(B_i^T B_i)$
7. $\text{tr} W_i \leftarrow \text{Tr}(W_i^T W_i); \forall i \in [0, M_I]$

/* detector loop */

8. for $i \leftarrow 1$ to $M_I$

/* linear function */

9. $r_i \leftarrow y - H \hat{x}_i$
10. $z_i \leftarrow \hat{x}_i + \Lambda_i \times W_i r_i$
/* calculate new estimate of $\hat{x}$ */

11. $\hat{x}_{i+1} \leftarrow F(z_i, \tau_i)$
/* calculate a new estimate of variance $\tau$ */

12. $\nu_i \leftarrow \frac{||r_i||^2 - M_R \sigma^2}{\text{tr} G}$
13. $\tau_i \leftarrow \nu_i^1 \times \frac{\text{tr} B_i \times \nu_i}{2M_T} + \nu_i^2 \times \frac{\sigma^2 \times \text{tr} W}{4M_T}$

end
4.3. An ML-Enhanced OAMP-type Accelerator

**Table 4.3:** Assignment of learnable parameters to implement various detector types.

<table>
<thead>
<tr>
<th>Detector</th>
<th>Param.</th>
<th>$W$</th>
<th>$\Lambda$</th>
<th>$\nu^1$</th>
<th>$\nu^2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMNet i.i.d [26]</td>
<td></td>
<td>$H^T$</td>
<td>learned</td>
<td>learned</td>
<td>$\nu^1 = \nu^2$</td>
</tr>
<tr>
<td>MMNet [26]</td>
<td></td>
<td></td>
<td>learned, $\Theta$</td>
<td>1</td>
<td>learned</td>
</tr>
<tr>
<td>OAMPNet-H [31]</td>
<td></td>
<td>$H^T$</td>
<td>learned</td>
<td>1</td>
<td>learned</td>
</tr>
<tr>
<td>OAMPNet-Hinv [31]</td>
<td></td>
<td>$\text{pinv}(H)$</td>
<td>learned</td>
<td>1</td>
<td>learned</td>
</tr>
<tr>
<td>OAMP [120]</td>
<td></td>
<td>$H^T$</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

4.3.1 Computational complexity

The computational complexity of Algorithm 5 for one iteration without considering preprocessing is shown in Table 4.4. Preprocessing has to be done only once per channel realisation; therefore is not considered for now. Regardless of the configuration of $W_{\text{type}}$, the computational complexity is always the same. The computation is counted even if some learnable parameters are assigned to unity. This is required for implementing a single accelerator supporting multiple configurations. For calculating dot products, as needed in matrix-vector or vector-vector multiplications, a total number of additions equal to the number of elements in the dot product is used. From a computational point of view, this is equal to initialising the result variable with zero first and then adding products to it. This makes the notation of computational complexity simpler. By calculating the reciprocal of $\tau$ once, the number of divisions in Line 11 can be kept at one per iteration. Similarly, as the inverse of the column-wise sum is calculated once (Algorithm 3, Line 8) only $M_T$ divisions are required instead of $M_T M_C$. The computational complexity for the $F$ function is shown in Table 4.5.

Some example configurations and the corresponding computational complexity are shown in Table 4.4. In example 1, a configuration of 256x64 QAM64 is shown to require $\approx 35.7 \times 10^3$ multiplications, $\approx 6.2 \times 10^3$ additions, and $67$ divisions per transmit vector and iteration. Considering an LTE-A setup with $1200$ SCs and a SCS of $15$ kHz, the number of multiplications required becomes $35654 \times 15000 \times 1200 \approx 641$ billion. This clearly shows the need for custom hardware to accelerate the detection process.
4.4 Hardware Architecture

Based on the above discussion of Algorithm 5, this section introduces an FPGA hardware accelerator capable of real-time processing. The accelerator architecture is illustrated in Fig. 4.3 and solely considers the detector loop itself, not the preprocessing. This is because the preprocessing has to be performed only once per channel coherence interval. The inputs \(1/\tau_G, \tau_{Wi}, \tau_{Bi}\) and \(\sigma^2\) are bundled in an input named "channel statistics / ChStat" and provided to the accelerator. On a similar principle as mentioned above, the inverse \(1/\tau_G\) instead of \(\tau_G\) is supplied as an accelerator input. This saves many divisions as the inverse only needs to be calculated once per channel coherence interval, not each in each iteration of each channel use. In some detector cases such as MMNet, the inputs of \(\tau_{Wi}\) and \(\tau_{Bi}\) should be calculated separately for each iteration, forming vectors of length \(M_T\). For simplicity reasons, the below-presented accelerator has these inputs implemented as scalars. Implementing them as vectors is easily possible and will not change the results significantly.
Figure 4.3: Deep Pipelined, machine learning extended OAMP accelerator. The green numbers are the line numbers in Algorithm 5.
4.4. Hardware Architecture

The learnable parameters $\Theta$, $\Lambda$, $\nu^1$, and $\nu^2$ are provided as inputs to the accelerator as well. In MMNet, $\nu^1$ equals $\nu^2$, and both are vectors of length $M_T$ instead of scalars. This is to scale the noise variance of each symbol individually. The current implementation keeps these parameters as scalars per iteration. The functionality for each iteration is divided into multiple functional blocks, which form a pipeline for maximum throughput. The design of the OAMP iteration block is done in Xilinx’s Vitis HLS tool.

The first step in each algorithm iteration is calculating the residual ($r_i$). The channel matrix $H$ is streamed via a 32-word wide AXI-stream. Then the noisy, intermediate signal $z \in \mathbb{R}^{M_T}$ is calculated from the streamed $W_i$ matrix, from $\Lambda_i$, and the residual. Two potentially learnable parameters regulate the generation of $z$: the parameter $\Lambda_i$ and the Matrix $W_i$. Next, the error variance $v_i$ is calculated. This can be done before or after the denoising step. Since the error variance should not be exactly zero, it is set to the LSB if the data-type resolution is not sufficient:

$$v_i = \max \left( \left\| r_i \right\|_2^2 - M_R \sigma^2, \text{LSB} \right)$$  (4.27)

The calculation of the noise variance $\tau$ involves two learnable, scalable parameters $\nu^1$ and $\nu^2$ as shown in Algorithm 5, Line 13. The next step is Gaussian denoising by element-wise thresholding as shown in Algorithm 3. First, the argument of the exponential is calculated for each combination of $z$ and all possible symbol values $c$, leading to $\arg \in \mathbb{R}^{M_T \cdot M_C}$. This corresponds to the fourth block in the accelerator in Fig. 4.3. Next, the exponential of each element of $\arg$ is taken by looking up the value of the exp-function across its input range. In this design, the LUT contains 1024 entries. The entries of $\arg$ are summed across the constellation points for each symbol to form $ssum \in \mathbb{R}^{M_T}$ (Algorithm 3). Finally, the elements of $\arg$ are scaled by $ssum$ and multiplied with the constellation points to form the output of the iteration, namely the new estimate of $\hat{x}$. 
Multiple iterations and supporting blocks are integrated at RTL level. $M_R$, $M_T$, and the modulation type are compile-time parameters. For each combination of parameters, a new high-level synthesis run is performed. The larger inputs to the accelerator ($H, W, \Lambda, \hat{x}_0, y$, and $\hat{x}_i$) are implemented as AXI-streams [139]. This simplifies the integration of multiple iterations. Buffers have to be introduced for the variables shared across multiple iterations since each iteration requires the streamed data at a different time. These buffers consist of stream broadcasters and FIFOs. The maximum stream width is limited to 512 bits per clock cycle for the large matrices $H$ and $W$. In some use cases such as MMNet, each iteration requires its distinct, learned matrix ($W_i = \Theta_i$; $\forall i \in [0, M_I]$). In this case, the buffer on $W$ might be removed and replaced by multiple, distinctive inputs of $W$ for each iteration. This slightly decreases the required resources and does not affect accelerator performance. Scalar inputs such as the channel statistics and $\nu$ are implemented via direct memory access. An overall status and control interface is implemented to control the accelerator. All data inputs and outputs are quantised with 25-bit word length and 15-bit fractional length. Most internal calculation results also have this quantisation; only $W$ and $H$ have a word length of 16 bits, of which are ten fractional bits. This still achieves good accuracy while saving memory and streaming time on these large matrices.

4.5 Results and Performance

The hardware architecture is evaluated for a Xilinx Zynq Ultrascale+ XCZU27DR-2 FPGA [7]. After HLS, RTL synthesis is performed in an Out Of Context (OOC) run, and the reported clock frequency and utilisation results are obtained post Place & Route (P&R). The design is tested by exporting the required detector inputs and outputs such as $H$, $y$, $x$, $\hat{x}$, and more to files. During high-level C simulation and RTL verification, these inputs are read in the testbench and provided to the Device Under Test (DUT). Then, the hardware produced $\hat{x}$ variable is compared with the expected $\hat{x}$ variable produced by Tensorflow simulations.
4.5. Results and Performance

Fig. 4.4a and Fig. 4.4b show latency, interval, throughput, and utilisation for multiple configurations of the core algorithm for one iteration as displayed in Fig. 4.3. The latency is measured from when the start signal is set high until the first result is fully streamed out. The interval describes the time from when one output has been produced fully until the next (i.e. the time between when different \( \hat{x} \) are made available). This time assumes the pipeline is filled and can also be called the pipelined interval. The throughput on the right y-axis describes the total throughput of the detector considering all users and is given in Mbit/s:

\[
\text{Throughput [Mbit/s]} = \frac{\log_2(|C_C|) \text{ [bit]} \times M_T}{\text{Interval [\( \mu s \)]}}.
\] (4.28)

The influence of the antenna configuration on the detector latency and interval can be seen in Fig. 4.4a. The larger the number of base-station antennas becomes \((M_R)\), the more influence the number of connected users \((M_T)\) has on the latency and interval. For example, the difference in latency between 64x16_QPSK and 64x32_QPSK is 2.74\( \mu s \), while the difference in latency between 128x16_QPSK and 128x32_QPSK is already 4.73\( \mu s \). The interval peaks at the configuration of 128x64_QPSK with 10.36\( \mu s \). The modulation type only has a small influence on latency and no influence on interval and throughput. This property is good for high throughput use cases with high order modulation schemes such as for eMBB.

The number of DSP and BRAM resources is not influenced significantly by the modulation scheme; however, the number of LUT and FF CLB slices increases. The increase from 128x64_QPSK to 128x64_QAM64 is \(\approx 17 \text{ kFF} \) and \(\approx 16 \text{ kLUT} \). Considering the number of these resources in modern FPGAs, the increase is negligible. The targeted FPGA has 4272 DSP units; however, the usage of up to 347 DSPs per iteration will be the resource limiting factor in implementing the detector. The BRAM usage is between 9.5 and 44.5 BRAMs per iteration and increases only slowly with the number of users. The number of base-station antennas seems not to influence memory usage. This is because one BRAM can only provide a maximum of 36 bits in parallel. The more users
4.5. Results and Performance

(a) Latency, interval, and throughput of one instance

(b) Resource utilization of one instance

Figure 4.4: Latency, interval, throughput, and resource requirements for various complex system configurations $M_R x M_T$ and modulation types QPSK, QAM16, and QAM64. †Reported Results from [4].
are connected, the more data needs to be processed in parallel to keep the latency low. This mandates higher BRAM usage. However, the depth of the BRAM blocks is sufficient to store larger configurations of $H$ and $W$ without using more BRAM.

Comparing the AMP detector in [4] with the configuration 128x8_QPSK, it can be seen that the throughput is lower and the latency higher in the proposed accelerator. Also, the resource usage is higher, and the reported numbers in [4] are for three iterations compared to the one iteration of the proposed accelerator. One of the decisive differences is that the proposed accelerator is based on OAMP, whereas the work in [4] implements the AMP algorithm which is less stable for non-i.i.d. Gaussian entries of $H$. This is one of the motivations for developing the new machine learning enhanced detector named LAMANet in Chapter 5. Of course, the other difference is that the proposed accelerator supports machine learning enhancements, which require a full channel matrix instead of the Gram channel matrix in the linear part ($G_T = H^T H$). An ASIC implementation of the LAMA algorithm can also be found in [140] for reference.

Even though one iteration could be repeatedly invoked, multiple iterations can be pipelined in a deeply pipelined design for maximum throughput. As mentioned above, supporting blocks like stream broadcasters and FIFOs are required to allow each iteration to stream the required data when needed. Further, the resulting $\hat{x}$ values must be buffered between iterations. The results of an integration of multiple iterations are shown for an antenna configuration of 128x32_QPSK in Figs. 4.5a and 4.5b and Table 4.6.

As expected, the latency increases linearly with the number of iterations integrated. The Interval stays constant at $\approx 2$ μs. The number of resources increases linearly with the number of integrated iterations as well. Most critically, the number of DSP resources is large, and improvements are highly desired.
Figure 4.5: Latency, interval, throughput, and resource requirements when integrating multiple iterations for an antenna configuration of 128x32_QPSK.
4.6 Summary

Based on the previous work on ML-enhanced OAMP detection, this chapter presented an OAMP algorithm with multiple learnable parameters, such that the algorithm can accommodate the previously proposed MMNet and OAMP-Net detectors. A computational complexity analysis highlights the challenge of real-time processing, and a custom FPGA accelerator is proposed.

The FPGA-detectors performance is evaluated across multiple configurations and shows a pipelined latency between $\approx 2\, \mu s$ and $\approx 10\, \mu s$ depending on the configuration. However, the resource usage of DSP blocks is high compared to previous designs without machine learning, and the throughput is considerably lower.

The work of this chapter functions as a baseline for the following Chapter 5, and the shortcomings of this accelerator motivate a deeper investigation of OAMP based algorithms. The resource usage needs to be reduced (in particular the DSP usage), and some more fundamental issues, such as the online training requirement for MMNet and the excessive computational complexity in OAMP-Net, need to be addressed.

Table 4.6: Latency and resource usage for multiple integrated iterations in the configuration 128x32QPSK.

<table>
<thead>
<tr>
<th>Integrated Iterations</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interval [us]</td>
<td>1.84</td>
<td>1.84</td>
<td>1.84</td>
<td>1.84</td>
<td>1.84</td>
<td>1.84</td>
</tr>
<tr>
<td>LUT</td>
<td>14332</td>
<td>28742</td>
<td>43182</td>
<td>57606</td>
<td>72020</td>
<td>86504</td>
</tr>
<tr>
<td>FF</td>
<td>23490</td>
<td>46226</td>
<td>69438</td>
<td>92664</td>
<td>115827</td>
<td>139036</td>
</tr>
<tr>
<td>BRAM total</td>
<td>20.5</td>
<td>89</td>
<td>149</td>
<td>209</td>
<td>269</td>
<td>329</td>
</tr>
<tr>
<td>DSP total</td>
<td>187</td>
<td>374</td>
<td>561</td>
<td>748</td>
<td>935</td>
<td>1122</td>
</tr>
</tbody>
</table>
Chapter 5

LAMANet: An Improved ML-enhanced AMP detector for Massive MIMO

5.1 Introduction

In Chapter 4 the OAMP-based, ML-enhanced detection algorithms MMNet and OAMP-Net have been analysed. Commonalities between them have been identified and a unified OAMP algorithm was proposed. Based on this a hardware architecture was developed and an FPGA accelerator was implemented. The profiling results highlighted performance issues in these detectors. When compared to similar, classical AMP algorithms, the resource usage is larger while throughput is lower. This is due to the overly complex computational structures of the OAMP algorithm, and of course due to the fact that ML-enhancements are supported. This is even without considering OAMP-Net proposals where the MMSE matrix has to be calculated in every iteration of OAMP-Net. Even in this case, the preprocessing in OAMP-Net is of significant complexity.

To reduce complexity, we propose a novel ML-enhanced detector algorithm based on AMP in Section 5.2. This algorithm is named LAMANet since AMP for MIMO detection was first proposed as LArge MIMO AMP (LAMA) [118, 119]. Due to the training of the learnable parameters, the instability in the AMP algorithm can be avoided and it will be shown to perform on the same level as MMNet while reducing complexity.
5.1. Introduction

MMNet’s performance on realistic channels is impressive, however, the cost for this performance is its requirement of online training. Online training means that the detector can only be used after training it on the specific realisation of the channel in the current coherence interval. The training could be performed based on on-the-fly generated, random input data and the current channel matrix. If the detector was trained on a diverging channel matrix, it suffers complete performance loss. In practice, this means an excessively high detection latency as the training of the detector needs to be completed first. To mitigate this issue, we propose to incorporate the learnable parameters in a novel way, allowing LAMANet to be initialised with the MMSE matrix (Section 5.2.2) or the OAMP-optimal matrix (Section 5.2.2).

Based on the LAMANet algorithm a deeply pipelined FPGA accelerator is proposed in Section 5.3. This accelerator is similar to the one proposed in Section 4.4, however, it is simplified due to the simpler algorithm and significant performance improvements are shown.

Link-level simulations with a realistic channel model are performed in Section 5.4. Multiple classical and ML-enhanced detectors are compared for various configurations. The results show that the detection performance of LAMANet is close to MMNet in terms of SER.

In Section 5.5 the FPGA accelerator designs for different versions of LAMANet are provided and compared to other conventional and ML-enhanced massive MIMO detection algorithms. The results show the competitive performance of LAMANet.

5.1.1 Contribution

The core contribution of this chapter is as follows. From an algorithmic point of view we

• proposes to base the detector on AMP instead of the more complex OAMP algorithm to reduce complexity,
5.1. Introduction

- propose a new way of incorporating learnable matrices in the AMP algorithm to prevent loss of performance in untrained detectors, thereby relaxing the online training requirement of MMNet, and
- remove unnecessary computations in the AMP algorithm as their functionality is replaced by the learned parameters.

From the hardware perspective, a deeply-pipelined hardware accelerator is proposed and synthesised for the Xilinx RFSoC FPGA. The presented work is important as it demonstrates one of the first real-time machine-learning massive MIMO detectors.

LAMANet is designed such that it could be easily integrated into the receiver chain as seen in Fig. 2.5. Apart from the usual integration tasks such as matching the interfaces of the design, and providing configuration and control options, there are no special requirements when it comes to integration. This is an important advantage over designs that model and transform the entire reception chain into a neural network based system. Examples are autoencoder-based designs such as in [98]. Another commonality to classical detector algorithms is the need for generating some inputs to the detector once per channel realisation. This preprocessing could be done in the channel estimator or in a dedicated module in the integrated receiver. Since online learning is required to some extent for LAMANet, it is important to allow the learnable parameters to be easily updated during deployment. Apart from this, no special requirements for integration are identified.

The LAMANet algorithms, accelerator architectures and digital circuits are covered by the publication in [29]:

5.2 LAMANet Algorithm

For a more detailed algorithmic introduction than presented here, please refer to Section 4.2. The AMP- and OAMP-type of algorithms allow for iteratively solving the massive MIMO detection problem of Eq. (5.1).

\[ \hat{x}_{ML} = \arg \min_{x \in \mathcal{C}_{n_T}} \| y - Hx \|_2^2 \]  

(5.1)

The detectors consist of a linear part (Eq. (5.2) and Eq. (5.3)) and a denoiser part (Eq. (5.4)).

\[ r_k = y - H\hat{x}_k + v_k, \]  

(5.2)

\[ z_k = H^Tr_k + \hat{x}_k, \]  

(5.3)

\[ \hat{x}_{k+1} = \eta(z_k), \]  

(5.4)

where \( \eta(\cdot) \) is the denoiser function. Following this, the LAMA algorithm can be derived as seen in Algorithm 6.

5.2.1 LAMANet

OAMP was introduced to stabilize the AMP algorithm in case the entries of the transformation matrix are not strictly adhering to an i.i.d. Gaussian distribution. This makes OAMP applicable to a wider range of problems including detection in massive MIMO. TISTA[122], OAMPNet[31], MMNetiid, and MMNet[26] are based on this method, as introduced in Section 4.2.3. However, the reason why MMNet performs particularly well on real-world channels far from the ideal i.i.d. case is that in the linear function, the noise present in \( z \) can be shaped very close to a Gaussian distribution by learning the matrices \( W_i \).
5.2. LAMANet Algorithm

Algorithm 6: LAMA algorithm [117].

\[
\text{input} : \text{Received signal } y \in \mathbb{R}^{M_R} \\
\text{input} : \text{Channel matrix } H \in \mathbb{R}^{M_R \times M_T} \\
\text{input} : \text{Noise variance } \sigma^2 \in \mathbb{R} \\
\text{output: } \hat{x}_{I+1} \in \mathbb{R}^{M_T} \\
\]

/* initialisation */
1. \( \hat{x}_1 \in \mathbb{R}^{M_T} \leftarrow E_X[C_R] \)

/* preprocessing */
2. \( \beta \leftarrow M_T / M_R; \ y_{MRC} \leftarrow H^T y; \ G_T \leftarrow H^T H \)

/* iteration loop */
3. \( \text{for } i \leftarrow 1 \text{ to } M_I \text{ do} \)
4. \( z_i \leftarrow y_{MRC} + (I_T - G_T)\hat{x}_i + v_i \) // linear function
5. \( \tilde{x}_{i+1} \leftarrow F(z_i, \sigma^2 / 2 + \beta \tau_i) \) // calculate estimate of \( \hat{x} \)
6. \( \phi_{i+1} \leftarrow G(z_i, \sigma^2 / 2 + \beta \tau_i) \) // calculate estimate of variance \( \tau \)
7. \( \tau_{i+1} \leftarrow \sum_{k=1}^{M_T} \phi_{i,k} \)
8. \( v_{i+1} \leftarrow \frac{\beta \tau_{i+1}}{\sigma^2 / 2 + \beta \tau_i} (z_i - \tilde{x}_i) \) // calculate new onsager term
9. \( \text{end} \)

In the results below, we show that based on this reasoning, the usage of the complex OAMP algorithm is not required for machine learning-enhanced massive MIMO detection. Instead, the more traditional, and computationally simpler AMP algorithm can be enhanced with learnable parameters.

Therefore, we propose to add similar learnable parameters to the LAMA algorithm instead of to the OAMP algorithm. The modifications themselves follow closely the proposal made in MMNet. The simplest case where the entries in \( H \) are i.i.d are not considered as the channel model is important to judge the performance of the algorithm. We call this first proposal LAMANetBL for LAMANetBaseLine, as it closely follows MMNet’s extensions for the LAMA algorithm and since we will use it for comparison. The addition of the learnable parameter \( \Theta \) to the expanded, linear part of Algorithm 6, Line 4 is as follows:

\[
z_i = \tilde{x}_i + \Theta_i (y - H\tilde{x}_i) + v_i; \quad \Theta_i \text{ are learned.} \quad (5.5)
\]

Similarly, a noise scaling parameter is introduced to Algorithm 6, Line 7 as follows:
\[
\tau_i = \theta_i \sum_{k=1}^{M_T} \phi_{i,k}; \quad \theta_i \in \mathbb{R}^{M_T} \text{ are learned.} \tag{5.6}
\]

In LAMANetBL the learnable matrix \( \Theta_i \) has the form of \( \mathbb{R}^{M_T \times M_R} \). The noise variance \( \tau_i \) is now a vector of length \( M_T \) instead of a scalar. This allows to scale the noise variance individually for each connected UEs.

To reduce computational complexity we consider the condensed form of the linear part as shown in Algorithm 6, Line 4 and enhance it with two learnable matrices per iteration:

\[
z_i = y_{MRC} + (I_R - (\Theta_{i,1} \odot G) \odot \Theta_{i,2}) \hat{x}_i + v_i; \tag{5.7}
\]

learned parameter: \( \Theta \in \mathbb{R}^{M_T \times 2 \times M_T \times M_T}. \) \tag{5.8}

The learnable matrices are element-wise multiplied and added respectively. We name this approach LAMANetC (for LAMANet Condensed). The number of multiplications in the linear part for LAMANet is \( 2M_R M_T \) whereas for LAMANetC it is \( 2M_T M_T \). In the large system limit \( (M_T \ll M_R) \), this difference can become significant. In the condensed form it is also possible to define a learnable matrix with the dimensions \( M_T \times M_T \) and multiply it with \( G \) directly, however; this would be more expensive in terms of computational cost with \( (M_T)^3 \) multiplications. It is important to notice that the above simplification of the linear function can only be applied in AMP-type detectors such as LAMA and LAMANet, not in OAMP-type detectors such as in OAMPNet and MMNet. The reason is that in the latter, the residual \( r_i \) has to be generated separately as it is used in the estimate of the noise variance (Algorithm 4, Line 11).

To confirm the validity of element-wise operations, we propose and evaluate another design, which defines the linear function as follows:
5.2. LAMANet Algorithm

\[ z_i = \hat{x}_i + H^T(y - ((\Theta_{i,1} \odot H) \oplus \Theta_{i,2})\hat{x}_i) + v_i; \quad (5.9) \]

\[ \text{learned parameter: } \Theta \in \mathbb{R}^{M_R \times 2 \times M_T}. \quad (5.10) \]

We call this approach **LAMANetEW** (for LAMANet Element-Wise). Its computational complexity is higher than LAMANet, as additional \( M_R \times M_T \) multiplications and additions are required.

The results in Section 5.4 show that it is unnecessary to calculate a new noise estimate \( \tau_{i+1} \) and Onsager term \( v_i \) in every iteration when online learning on a specific channel is performed. This is because the noise variance can be learned by \( \theta \) for each layer and the Onsager term can be learned by \( \Theta \) in the linear part. This saves computational cost in the LAMANet-type algorithms as lines 6-8 of Algorithm 6 can be omitted. We refer to this detector type as **LAMANet**.

5.2.2 LAMANetMMSE

As mentioned above, MMNet, LAMANetBL, LAMANetC, and LAMANet perform poorly when not trained on a specific channel realisation. On the other hand, OAMPNet performs decently well without online training due to the choice of the optimal matrix in its linear part (Algorithm 4, Line 12 to Line 20, \( W_{type} = opt \)). However, its computational complexity can be infeasibly high as it requires matrix inversion in every iteration of the algorithm. Also, its trained performance is lower than that of MMNet. We propose to initialize LAMANet with the MMSE matrix in the linear part which avoids both problems. The MMSE matrix is calculated only once per coherence interval, thereby reducing the computational effort to acceptable levels. This is while the detection performance is also kept at reasonable levels when not trained on a specific channel - relaxing the online training requirement. We name this approach **LAMANetMMSE** and show it in Algorithm 7. In this algorithm, the element-wise modification via learnable matrices of \( W_i \) is required.
5.2. LAMANet Algorithm

Algorithm 7: LAMANetMMSE algorithm. Parameters with light-green background colour are learnable.

<table>
<thead>
<tr>
<th>input</th>
<th>Received signal $y \in \mathbb{R}^{M_R}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>input</td>
<td>Channel matrix $H \in \mathbb{R}^{M_R \times M_T}$</td>
</tr>
<tr>
<td>input</td>
<td>Noise variance $\sigma^2 \in \mathbb{R}$</td>
</tr>
<tr>
<td>input</td>
<td>learned $\Theta \in \mathbb{R}^{M_I \times 2 \times M_T \times M_R}$; $\theta \in \mathbb{R}^{M_I \times M_T}$</td>
</tr>
<tr>
<td>output:</td>
<td>$\hat{x}_{M_I+1} \in \mathbb{R}^{M_T}$</td>
</tr>
</tbody>
</table>

initialisation: $\hat{x}_1 \in \mathbb{R}^{M_T} \leftarrow \mathbb{E}_X[X]$

/* preprocessing */
1 $G \leftarrow H^T H$
2 $W_i \leftarrow H(G + \sigma^2 I_T)^{-1}$ // MMSE matrix calculation
/* detector loop */
5 for $i \leftarrow 1$ to $M_I$ do
6 $\hat{x}_{i+1} \leftarrow F(z_i, \tau)$ // denoising function
7 end

5.2.3 LAMANetOpt

In a similar fashion to LAMANetMMSE, and as proposed in OAMPNet, the matrix $W_i$ can be set to the optimal matrix [31]:

$$W_i = \frac{2M_I \hat{W}_i}{\text{tr}(\hat{W}_i H)},$$

with:

$$\hat{W}_i = v_i^2 H(v_i^2 H^T H + \sigma^2 I_T)^{-1},$$

$$v_i^2 = \frac{\|r_i\|^2 - M_R \sigma^2}{\text{tr}(H^T H)}.$$
For the stability of the algorithm, it is important that \( v_i^2 \) does not become zero or negative [120]. For this reason, we set \( v_i^2 = \max(v_i^2, \text{LSB}) \), where \( \text{LSB} \) is the least significant bit of the fixed-point datatype of \( v_i^2 \).

Since \( W_i \) ultimately depends on the residual \( r_i \), it has to be calculated in every iteration of the algorithm. This is undesirable because the matrix operations are expensive - in particular the matrix inverse. To reduce the complexity we propose to use the eigenvalue decomposition of the MMSE matrix in the preprocessing, i.e. once per channel coherence interval:

\[
[V \ D] = \text{eig}(H^T H).
\]  

(5.14)

Where \( V \in \mathbb{R}^{M_T \times M_T} \) is a diagonal matrix with the eigenvalues on its diagonal and \( D \in \mathbb{R}^{M_T \times M_T} \) holds in its columns the right eigenvectors. Then, the inverted MMSE matrix can be calculated in each iteration as:

\[
\hat{W}_i = v_i^2 H(V M_i V^T)^{-1},
\]  

(5.15)

with the argument of the inverse as:

\[
M_i = D v_i^2 + \frac{\sigma^2}{2} I_T.
\]  

(5.16)

This proposal is named LAMANetOpt and the complete algorithm is shown in Algorithm 8.

### 5.2.4 Other Initialisations

A low-complexity initialisation of the LAMANet detector can be given by setting \( W_i = H^T, \ i \in [1, M_I] \), or by setting \( W_i = \text{diag}(H^T), \ i \in [1, M_I] \), where the function \( \text{diag()} \) takes the diagonal of an input matrix. Both schemes do not require any additional computations per coherence interval, however, they reduce the untrained performance. For this reason, we do not further evaluate them.
Algorithm 8: LAMANetOpt algorithm. Parameters with light-green background colour are learnable.

**input**: Received signal $y \in \mathbb{R}^{MR}$

**input**: Channel matrix $H \in \mathbb{R}^{MR \times MR}$

**input**: Noise variance $\sigma^2 \in \mathbb{R}$

**input**: learned $\Theta \in \mathbb{R}^{M_I \times 2 \times M_T \times MR}; \quad \theta \in \mathbb{R}^{M_I \times M_T}$

**output**: $\hat{x}_{M_I+1} \in \mathbb{R}^{MT}$

**initialisation**: $\hat{x}_1 \in \mathbb{R}^{MT} \leftarrow \mathbb{E}[X]$

*/ preprocessing */

1. $G \leftarrow H^T H; \quad tr_G = tr(G)$

2. $[V D] = \text{eig}(G) // \text{eigen decomposition}$

*/ detector loop */

3. for $i \leftarrow 1$ to $M_I$ do

   /* linear function */

4. $r_i \leftarrow y - H \hat{x}_{i+1}$

5. $v_i^2 = (\|r_i\|^2 - MR\sigma^2)/(tr_G)$

6. $M_i = Dv_i^2 + \sigma^2 I_T$

7. $\hat{W}_i = v_i^2 H(V_{MT}^T V_T)$

8. $W_i = 2M_T \hat{W}_i / tr(\hat{W}_i H)$

9. $z_i \leftarrow \hat{x}_i + (\circ (\Theta_i,1) \circ W_i) \oplus (\Theta_i,2)r_i$

10. /* calculate new estimate of $\hat{x}$ */

11. $\tau \leftarrow \theta_i / \sigma^2$

12. $\hat{x}_{i+1} \leftarrow F(z_i, \tau) // \text{denoising function}$

end
5.2. LAMANet Algorithm

The initialisation of the weights in HyperMIMO is provided by meta-learning [124]. A dedicated neural network learns the weights and provides them to an MMNet-type detector. The neural network produces the weights based on QR-decomposed channel matrices as its input and can accommodate slow changes in the user location. However, initial training on the user positions is required and the additional neural network and QR-decomposition are expensive. We see HyperMIMO as an alternative to the MMSE and Opt initialisation.

5.2.5 Algorithmic Complexity

Algorithmic complexity is one of the main performance metrics to evaluate for any massive MIMO detector, as it will have a major impact on circuit performance such as latency, resource requirements, and throughput. In Table 5.1, the number of multiplications and additions for various detector variants is listed based on Algorithms 4, 6 and 7. The first column indicates the line number of the corresponding algorithms. The sum of required operations for preprocessing (i.e. once per channel interval) and the sum of required operations performed per transmitted vector $x$ (i.e. once per channel use) are shown in the last two rows. The green background color indicates the former, while light gray indicates the latter. The complexity of the denoiser functions F and G is listed in Table 5.2. Required divisions are not listed, however, these can be easily estimated from the algorithmic listings. The complexity for various antenna configurations and modulation types is shown in Fig. 5.1. For clarity, only the number of multiplications is shown. The number of additions is approximately equal to the number of multiplications.

The advantage of using the AMP-based LAMANet over the OAMP-based OAMP-Net or MMNet can be easily seen in Fig. 5.1a. OAMP-based designs need a large amount of preprocessing, while the amount of preprocessing in the AMP-based designs is zero (not shown on the log scale). For larger system configurations the preprocessing effort in OAMPNet and MMNet are significant, especially when considering the large amount of SC typically processed in the BS.
<table>
<thead>
<tr>
<th>Detector</th>
<th>CAMP $W_c = H' \times$</th>
<th>MMNet $W_c$ is learned</th>
<th>LAMA</th>
<th>LAMANetBL</th>
<th>LAMANetEW</th>
<th>LAMANet</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm</td>
<td>Line</td>
<td>Mul</td>
<td>Add</td>
<td>Mul</td>
<td>Add</td>
<td>Mul</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>$M_R M_T$</td>
<td></td>
<td>$M_R M_T + M_M M_T^2$</td>
<td></td>
<td>$M_R M_T + M_M M_T^2$</td>
</tr>
<tr>
<td>4</td>
<td>$M_R M_T$</td>
<td>$M_R M_T + M_M + M_T$</td>
<td>$2M_R M_T$</td>
<td>$2M_R M_T^2$</td>
<td>$2M_R M_T + M_M + 2M_T$</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>$M_R^2$</td>
<td>$M_R^2 + 2M_T$</td>
<td>$M_R^2 + 4M_T$</td>
<td></td>
<td>$M_R^2 + 2M_T$</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>$M_R^2 M_T$</td>
<td>$M_R^2 M_T + M_M + M_T$</td>
<td>$M_R^2 M_T + M_M + M_T$</td>
<td></td>
<td>$M_R^2 M_T + M_M + M_T$</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td>$M_T$</td>
<td></td>
<td>$M_T$</td>
</tr>
<tr>
<td>8</td>
<td>$M_R M_T$</td>
<td>$M_R M_T + M_M + M_T$</td>
<td>$M_R M_T + M_M + M_T$</td>
<td></td>
<td>$M_R M_T + M_M + M_T$</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>$M_R^2 M_T$</td>
<td>$M_R^2 M_T + M_M + M_T$</td>
<td>$M_R^2 M_T + M_M + M_T$</td>
<td></td>
<td>$M_R^2 M_T + M_M + M_T$</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>$M_R M_T + M_M + M_T$</td>
<td></td>
<td>$M_R M_T + M_M + M_T$</td>
<td></td>
<td>$M_R M_T + M_M + M_T$</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>$M_T + 1$</td>
<td></td>
<td>$M_T + 1$</td>
<td></td>
<td>$M_T + 1$</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>per channel realization</td>
<td>$M_T^2 + M_M M_T + M_R M_T$</td>
<td>$2M_T M_M + M_T^2$</td>
<td>$2M_T^2 + M_M M_T + 4M_T$</td>
<td></td>
<td>$2M_T^2 + M_M M_T + 4M_T$</td>
<td></td>
</tr>
<tr>
<td>per channel use</td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_T + 1)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$M_T$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompF}} + 2M_R M_T + M_T + 2)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$(M_{\text{CompG}} + 2M_R M_T + M_T + 5)$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 5.2: Computational Complexity of F and G function

<table>
<thead>
<tr>
<th>Line</th>
<th>F Function</th>
<th>G Function (in addition to F)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$M_{\text{comp} F}$</td>
<td>$A_{\text{Comp} F}$</td>
</tr>
<tr>
<td>3</td>
<td>$2M_T M_C$</td>
<td>$M_T M_C$</td>
</tr>
<tr>
<td>8</td>
<td>$M_T M_C$</td>
<td>$M_T M_C$</td>
</tr>
<tr>
<td>13</td>
<td>$M_T M_C$</td>
<td>$M_T M_C$</td>
</tr>
<tr>
<td>Total</td>
<td>$5M_T M_C$</td>
<td>$3M_T M_C$</td>
</tr>
</tbody>
</table>

Differences in the computations for each channel use between OAMPNet, MMNet, and LAMANet can be seen to be negligible in Fig. 5.1b. However, only the OAMP type where $W_i = H^T$; $i \in \{1, \ldots, M\}$ is considered in this table. The other OAMP detector types will be more expensive, in particular since matrix inverses are required in each iteration. OAMP-Net only adds a few scalar parameters per interaction on top of OAMP and therefore does not contribute significantly to the computational complexity. The introduction of element-wise extended detectors (LAMANetEW and LAMANet) shows an approximate increase in the number of multiplications by 32%. The simplifications introduced in LAMANet can reduce the computational complexity by up to 25% in some configurations such as 64x16_QAM1024. In other configurations with low modulation index, this difference is negligible; however, the hardware architecture can be simplified which is an advantage of LAMANet.

The LAMANetMMSE and LAMANetOpt detectors have the same computational complexity as LAMANet plus an additional term for their respective calculations. These calculations require a separate complexity analysis, as they highly depend on the chosen algorithm. For LAMANetMMSE this additional computation will be purely in the preprocessing, while for LAMANetOpt preprocessing and processing in the iterative part are affected. Hardware architectures for the LAMANetMMSE and LAMANetOpt algorithms are proposed in Section 5.3.2 and Section 5.3.3 respectively and evaluated in Section 5.5. For a complexity analysis of traditional massive MIMO detection algorithms, the interested reader is referred to [3].
5.2. LAMANet Algorithm

(a) Number of multiplications in preprocessing performed once per channel coherence interval. LAMANet-type detectors have no preprocessing and therefore are not shown in the log-scale plot.

(b) Number of multiplications per channel use for the number of iterations $M_I = 10$.

Figure 5.1: The number of multiplications required for preprocessing and detection for various detector types, antenna configurations, and modulation types. The x-axis shows the real-valued system dimensions of $H$ and the modulation type.
5.3 Accelerator Design Considerations

This section presents design considerations for implementing the LAMANet-MMSE and LAMANetOpt detector circuits. The targeted Xilinx FPGA and the Xilinx HLS design flow imply some of the design considerations. Xilinx HLS has been chosen as the implementation flow for faster development. However, it also has many limitations, and there remains the potential for optimisation by implementing LAMANet and its initialisation circuits in RTL. As dictated by the Tensorflow machine learning environment, the hardware design follows the transformation of the complex system to a real-valued system according to Section 4.2.2.

5.3.1 LAMANet

The LAMANet design shows high detection performance while reducing computational complexity in the preprocessing. The accelerator is designed according to the algorithmic description in Algorithm 7. The initialisation via MMSE-matrix in Algorithm 7 or the OAMP optimal matrix in Section 5.2.3 are just some possibilities. The LAMANet accelerator itself is agnostic to the type of initialisation matrix provided.

The accelerator is implemented as a non-iterative, deeply pipelined circuit for maximum throughput. As the LAMANet algorithm itself is iterative, the circuit may be deployed multiple times, each instance implementing one iteration. Alternatively, the output data might be fed back into the same instance of the accelerator to implement a low-resource design. The accelerator’s high-level design is shown in Fig. 5.2.

The first step in any new iteration is to store the input vectors $\hat{x}$, and $y$ and $H_{\text{stream}}$ in internal memory. Ideally, this step would be omitted; however, the Vitis HLS design tool requires this step to correctly implement the pipeline via the "HLS DATAFLOW" pragma [141]. All data exchanged between pipeline stages must follow a single-producer, single-consumer approach, necessitat-
5.3. Accelerator Design Considerations

Figure 5.2: Pipeline structure of the LAMANet accelerator design. The green numbers within each pipeline stage refer to the line number in the respective algorithm marked by the blue boxes.

The duplication of \( \hat{x} \) in the "store-vect" block. Also, pipeline stages should not be bypassed for Vitis HLS to work correctly. This makes the "H store" block necessary to buffer \( H_{\text{stream}} \). The accelerator might be further optimised by implementing it in RTL.
5.3. Accelerator Design Considerations

As indicated in Fig. 5.2, we make use of four data formats throughout the design:

**IF**<sub>i</sub>, smallest amount of bits, mostly used for inputs to the detector or to save memory space. In our design, this is an 18-bit signed fixed-point number of which 11 are fractional bits. The length of 18 bits is ideal for mapping to Xilinx memory elements and provides good accuracy.

**IFH**<sub>i</sub>, same as **IF**<sub>i</sub>, but used to stream the H matrix. This format uses all 18 bits as fractional bits, as the absolute value of the entries of \( H \) are guaranteed by the optimal power control to be smaller than one.

**C**<sub>i</sub>, typical format for computational results. In our design, this is a 27-bit signed fixed-point number of which 19 are fractional bits. This is ideal for Xilinx Ultrascale+ DSP slices as its multiplier can handle one input of up to 27 bits.

**L**<sub>i</sub>, format for high-precision calculations with a large integer part. In our design, this is a 32-bit signed fixed-point number of which 12 bits are fractional.

Larger matrices in the design are streamed into the accelerator via the AXI-4 streaming protocol. This is to provide a standard interface without the need for extra buffering of data (such as in local memory). The sources of the streams might be other blocks in a receiver design or memory. We decide to implement a stream width of 32 values, i.e. 576 bits at 18 bits per value. For High Bandwidth Memory (HBM) accelerator cards, the bit-width of **IF**<sub>i</sub> might be reduced to 16 bits to access an HBM memory port with 512 bits in parallel per stream (e.g. [142]).

In parallel with storing various input data, the streams \( \Theta_{1\text{stream}}, \Theta_{2\text{stream}} \), and \( W_{\text{stream}} \) are provided to the accelerator. The stream's data is not stored but directly used to **calculate the intermediate variable** \( M \). The number of parallel processing elements in this stage is a compile-time parameter and can be adjusted to match pipeline latency.
Next, the residual is calculated in one pipeline stage, and following that, the noisy tx-vector estimate $z$ is calculated. It can be noted that in the LAMANet detectors, the Onsager term is not taken into account (Algorithm 7, Line 7).

The noise estimate $\tau_{\text{inv}}$ in the next pipeline stage is formed simply by:

$$
\tau_{\text{inv}}[i] = \theta[i] \times \sigma^2_{\text{inv}}, \quad i \in [0, M_T).
$$

(5.17)

Next, the denoising as by Algorithm 3 is performed; however, only the de-noised estimate $\hat{x}$ is produced. Calculating the noise variance $\phi$ is not required. The noise estimate $\sigma^2$ is used as an input to the accelerator to reduce the number of required divisions in the system to one per noise estimate. The Arggen pipeline stage also implements the required multiplication of $\tau_{\text{inv}}$ by two via an arithmetic left-shift (Algorithm 3, Line 3). It generates a 2D array by taking the difference between each entry of $z$ and each possible symbol value. After squaring the result, $\tau_{\text{inv}}$ is multiplied by each corresponding row. Generating $\tau_{\text{inv}}$ instead of $\tau$ is not more complex but saves a significant amount of divisions in this stage.

The calculated 2D array is passed through the exponent function in the next step. Implementing this function in hardware would be too costly, so a lookup table approach is used instead. In the Expargshift stage, the values are prepared to be inputs to the lookup table as follows. First, the maximum of the current row (i.e. along the symbol axis) is found. The difference between the maximum input value of the lookup table and this maximum value is calculated. In the next step, this difference is added to each row value. This has the effect of shifting the values of the row into the input range of the lookup table. The maximum value of the row is placed at the maximum value of the lookup table. This way, the limited range of the lookup table is used most efficiently. It is clear that this linear shift in the input results in a non-linear shift in the exponent functions output; however since for this application, the difference between output values is important, this non-linear distortion is acceptable. In our experiments, we observe good matching with the ideal denoiser function. If an input value of the exponent function is below the minimum input value of the
look up table despite the shifting, it is set to the look up table’s minimum value. The look up table has 1024 samples and its input range is from -10.4 to 0. The minimum input corresponds to an output value of one LSB ($2^{-15}$). Each value of the LUT is quantised to 18 bits. This leads to the total memory usage of 1 BRAM18 (0.5 BRAM36).

In the next stage (ExpLUT & Sum), the output of the exponent look up table is obtained and a row-wise sum is calculated. The reciprocal of each row-wise sum is calculated via a pipelined divider. This saves divisions in the next step. The Expargshift and ExpLUT pipeline stages are further pipelined with an interval of one clock cycle.

In the Softmax step, each value is multiplied by its respective, reciprocal, row-wise sum. This is the last step before obtaining the new $\hat{x}$ by multiplying the resulting 2D array with the symbol alphabet. The symbol alphabet is specified via compile-time defines. The newly calculated $\hat{x}$ is the final output of the accelerator and is specified in $C_t$-format for high accuracy. Evaluation results of the designed accelerator can be found in Section 5.5.

### 5.3.2 LAMANetMMSE

As mentioned above, the LAMANet detector supports many different forms of initialisation without changes to its structure. The MMSE initialisation provides a good compromise between computational complexity and performance. In order to evaluate the feasibility of the LAMANetMMSE detector, we present a possible implementation of a direct MMSE matrix calculation according to Algorithm 7, Line 2 and Line 3. It is worth noting that in regular massive MIMO detectors, there are more efficient ways to perform MIMO detection without directly calculating the inverse matrix [3]. However, direct inverse matrix calculation is one possibility. Neumann series expansion and Cholesky decomposition-based approaches have also been proposed [143, 144].
The proposed implementation is based on the matrix inverse in Xilinx’s Vitis accelerated libraries, which uses the Cholesky decomposition [145]. The data type for all signals in the accelerator is single-precision floating-point [87]. Floating-point numbers are required for the matrix inverse to ensure algorithmic stability. The accelerator can use double-precision numbers by a compile-time switch, however, in our experiments, no significant performance improvements were observed as compared to single precision. The accelerator consists of three main stages as shown in Fig. 5.3.

Fig. 5.3: The architecture of Cholesky-based MMSE matrix calculation for initializing the LAMANet-MMSE detector.

To satisfy the Vitis HLS tool’s pipeline requirements, the H matrix is first stored in local memory, and in another temporary memory (MemH2.2). Then the input argument for the matrix inverse (A) is calculated from the noise variance and the channel matrix. The resulting matrix is stored in a Parallel In Parallel Out (PIPO) channel for use in the inverse. Since $A$ is positive definite, the Cholesky decomposition can be used to generate a triangular matrix such that $A = LU$, $U = L^T$, were $A, L$, and $U$ have real-valued entries. To generate the matrix $L$, first, the diagonal entries are directly calculated in a pipelined fashion. Then, with a number of parallel off-diagonal calculation
5.3. Accelerator Design Considerations

units, all off-diagonal entries are calculated. The number of these processing cores is configurable during compile time. The \( L \) matrix is used to generate a column-wise intermediate signal \( d \) in a forward-substitution process. From this intermediate signal and \( L^T \) the inverse is computed in a backward substitution process:

\[
L_{*,i}d = I_{*,i}; \quad L_{*,i}^TA_{*,i}^{-1} = d; \quad i \in [0, M_T); \quad d \in \mathbb{R}^{M_T}.
\]  

(5.18)

The process is repeated for each column of the inverse matrix \( A^{-1} \). Finally, the MMSE matrix is calculated by \( W = HA^{-1} \).

5.3.3 LAMANetOpt

For the option of initializing LAMANet with the optimal matrix, the eigenvalue decomposition of the Gram matrix is performed once per channel realisation according to Algorithm 8. The proposed design first calculates the Gram matrix \( (G = H^T H) \) and then the eigenvalues and eigenvectors based on an IP from Xilinx’s Vitis accelerated libraries [145]. The eigenvalue decomposition uses the one-sided Jacobi decomposition as the Gram matrix is symmetric. Off-diagonal entries of the matrix are eliminated in an iterative process using 2x2 Jacobi-Rotations [146]. A schematic representation of the circuit is shown in Fig. 5.4.

Figure 5.4: The architecture of the Jacobi-based eigenvalue decomposition calculation for initializing the LAMANetOpt detector.
5.3. Accelerator Design Considerations

The LAMANetOpt detector itself has to be modified according to Algorithm 8 to make use of the obtained eigenvalues and eigenvectors. For this purpose, a streaming interface for the eigenvectors $V$ consisting of 32 entries is implemented. Another stream with $H$ is provided to calculate $\hat{W}_i$. The eigenvalues are provided via a standard interface. The calculations are implemented in a pipelined fashion, first the reciprocal of $M_i$ is calculated in two stages, then it is multiplied with the eigenvalues in another three stages to calculate $\hat{W}_i$ according to Eq. (5.15). However, $v_i^2$ is not multiplied for reasons of numerical stability in the case of small values of $v_i^2$. This does not influence the final result $W_i$ as the division of $\hat{W}_i$ with $\text{tr}(\hat{W}_iH)$ cancels the multiplication with $v_i^2$ regardless. Finally, $\hat{W}_i$ is calculated and provided for further processing to the unchanged rest of the algorithm. The performance results are presented in Section 5.5.

5.4 Detection Performance

In this section, we present and compare the detection performance of the proposed neural networks. The results are obtained via Tensorflow simulations. The Tensorflow framework is based on [147], although significant alterations have been made to the framework, and the new LAMANet detectors have been implemented. Python 3.6.9 and TensorFlow 1.13 are used. Similar to the work in [26], a realistic channel model is generated via QuaDriGa with the parameters as shown in Table 5.3. Without loss of generality, we choose a configuration of 64 base station antennas and 16 mobile users for detection performance measurement ($M_R = 128, M_T = 32$). For the hardware implementation in Section 5.5, more configurations are evaluated. For each detector, the results for QPSK, QAM16 QAM64, QAM256, and QAM1024 are provided. The behaviour of the detectors is similar regardless of the modulation scheme.
Untrained channel realisation

First, the performance of the untrained detectors is compared. It is important that the detector can perform reasonably well in an untrained state such that the training process on a specific channel can be removed from the critical path (i.e. does not contribute to the latency) of the detector. This is the main advantage of the LAMANetMMSE and LAMANetOpt detectors over the MMNet detector. Out of the 5120 channel realisations, 2000 random channel realisations are selected per test and, per tested SNR. The test is repeated 10 times for each SNR value to gain reliable SER numbers also in the low SER case. All the SERs values are averaged per SNR value and shown in Fig. 5.5.

MMNet and LAMANetBL perform poorly in the untrained state giving SERs in the range of 0.5-0.9. This loss in performance for MMNet is easily understandable as the matrix in the linear part has to exactly match the current channel realisation to perform the noise shaping correctly. Also, the classical IO-LAMA [117] algorithm performs poorly. On the other hand, the approaches which initialise $W_i$ with a sensible guess (such as the MMSE matrix or the OAMP optimal matrix) maintain much better SER performance. The learnable parameters $\Theta_{i,1}$, $\Theta_{i,2}$, and $\theta$ can be initialised to the identity element of their respective operators in order to avoid any influence in the untrained state. This is why LAMANetMMSE and LAMANetOpt achieve approximately the same per-

<table>
<thead>
<tr>
<th>Property</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Bandwidth</td>
<td>20 MHz</td>
</tr>
<tr>
<td>Center Frequency</td>
<td>2.53 GHz</td>
</tr>
<tr>
<td>Subcarriers</td>
<td>1024 subsampled to 256</td>
</tr>
<tr>
<td>MR</td>
<td>128</td>
</tr>
<tr>
<td>MT</td>
<td>32</td>
</tr>
<tr>
<td>QuaDiGa Scenario</td>
<td>3GPP_3D_UMa_NLOS</td>
</tr>
<tr>
<td>User Distance Min</td>
<td>10</td>
</tr>
<tr>
<td>User Distance Max</td>
<td>500</td>
</tr>
<tr>
<td>Sector Angle</td>
<td>120°</td>
</tr>
<tr>
<td>User speed</td>
<td>1 m/s</td>
</tr>
<tr>
<td>Coherence time</td>
<td>59.3 ms</td>
</tr>
<tr>
<td>Number of steps along trajectory</td>
<td>20</td>
</tr>
<tr>
<td>Drops (number of random user placements)</td>
<td>2</td>
</tr>
<tr>
<td>Total number of channel realisations</td>
<td>10240</td>
</tr>
</tbody>
</table>
Figure 5.5: Untrained detector performance on 20000 randomly taken channels from one drop (5120 channel realisations). The configuration of $M_R = 128$, $M_T = 32$ for various modulations is shown.
5.4. Detection Performance

Performance as MMSE and OAMP detectors even in the untrained state. Fig. 5.5 shows that even when untrained, the performance of the simplified LAMANet detectors (LAMANetMMSE and LAMANetOpt) is not degraded as compared to the LAMANet baseline detector (LAMANetBLMMSE and LAMANetBLOpt). This further confirms the feasibility of the LAMANet initialisation approach.

**Trained channel realisation**

Each detector is trained for 900 epochs with a batch size of 300 samples at the highest SNR value of the respective range. The loss is formed by comparing the actually transmitted symbol with the prediction of the detector. Based on the loss, the learnable parameters are updated in the back-propagation step of the Adam optimiser. For testing, the batch size is increased to 10,000 samples (limited by GPU memory) and the results are averaged over 10 epochs. The measurement is repeated for each SNR value separately. All the detectors are trained and tested on the same, randomly chosen channel realisations for a configuration of $M_R = 128$, $M_T = 32$, and various modulation types in Fig. 5.6.

It can be seen that OAMPNet cannot quite reach the performance of LAMANet and MMNet detectors. Whether an MMSE matrix or the OAMP optimal matrix is used for $W_i$ has no significant impact on the fully trained LAMANet detector. At higher SNR values LAMANet and LAMANetBL show a small performance loss as compared to MMNet.

To investigate this difference further a Cumulative Distribution Function (CDF) is shown in Fig. 5.7. The trained detection performance is obtained over 143 distinct channel realisations. The detectors are trained for each channel realisation for 9,000 epochs and the performance is evaluated across 9,000 channel uses. A small performance loss can be observed between MMNet and LAMANetBL, which confirms that an AMP-based design suffices to achieve high performance if the algorithm is enhanced with machine learning elements. The detection performance is almost the same for LAMANetBL and LAMANet. This confirms that the learned parameters can compensate for the missing Onsager and tau-scaling calculations.
Figure 5.6: Trained detector performances on a randomly selected channel for the configuration $M_R = 128$, $M_T = 32$. 

5.4. Detection Performance
5.5. Circuit Performance

The baseband processing for massive MIMO in a 5G-NR-type radio access network can be located either directly in the Distributed Unit (DU) - close to the cell antennas or in a Centralised Unit (CU) [148, Section 11]. This choice influences the type of accelerator deployed for processing. In the following evaluation, we choose Alpha Data’s RF-SoC [7], which is most suitable for deployment in DUs due to its integrated RF chains. More information on the FPGA board is given in Section 2.5.1.

We first analyse and present latency, throughput, and utilisation results for the LAMANet detector and its preprocessing circuits. Latency and throughput are defined in Section 2.5.1 and are obtained by Register Transfer Level (RTL) simulation. Utilisation and timing results are obtained after out-of-context P&R in Xilinx Vivado. The maximum clock frequency is estimated after P&R of the circuit. The target frequency set during synthesis is 300 MHz. This is an important parameter to set as it influences the level of optimisation during synthesis and P&R. For UltraScale+ Architectures 300 MHz is a moderate frequency and should be reachable without trouble. If synthesis cannot reach this

Figure 5.7: CDF of the trained detector performance over a total of 143 channel realisations for a configuration of $M_R = 64$, $M_T = 16$, QAM4. The measured SNR is $\approx 7$ dB.
frequency, it might indicate design issues such as overly long critical paths or bad placement. The actually achieved clock frequency after P&R is used for throughput calculations. The presented configurations show the number of antennas, i.e. the complex system dimensions. After real decomposition, $M_R$ and $M_T$ are twice these values.

It is important to functionally verify the proposed accelerators. For the LAMA-Net accelerator, the Tensorflow implementation is used as a golden model. During the running of the Tensorflow evaluation, accelerator input and output data for each configuration and for each tested SNR value after one iteration and 10 iterations are exported. For all tests, we follow the design strategy in Vitis HLS. First, the functionality is verified in C-simulation, then, after high-level synthesis, the correctness of the RTL is verified in digital circuit simulation. The MMSE preprocessor is evaluated by comparing the MMSE matrix calculated in Tensorflow with the hardware calculated MMSE matrix. The eigenvalue decomposition preprocessor is verified by recreating the Gram matrix from the accelerator’s outputs. Then the Gram matrix is calculated in the testbench and compared with the accelerator’s output.

**LAMANet**

The LAMANet detector as described in Section 5.3 is profiled for various configurations. The results are shown in Fig. 5.8, where the complexity of the configurations is increasing from left to right. The latency and interval are fairly constant for all configurations. The throughput is in the range between $\approx 40$ Mbit/s and $\approx 210$ Mbit/s, peaking at the largest ratios of $M_R$ to $M_T$, except for the configurations to the right, where the increase in interval time dampens the achievable throughput.

A classical AMP accelerator for FPGA deployment is proposed in [4]. Its interval and throughput are plotted in Fig. 5.8a for comparison. Since it implements three iterations, the reported throughput is multiplied by three and the reported interval is divided by three to ensure a fair comparison with one iteration of
Figure 5.8: LAMANet performance metrics for various antenna and modulation configurations. The numbers on the x-axis indicate the number of antennas. $M_R$ and $M_T$ are twice the indicated values. Results from [4]. Interval and throughput are normalised to one iteration. [4] only supports QPSK, not QAM64.
### Table 5.4: Detailed HLS results for the pipelined LAMANet 64x16_QAM64 design.

<table>
<thead>
<tr>
<th>Modules</th>
<th>Latency [clk]</th>
<th>Interval [clk]</th>
<th>BRAM (2%)</th>
<th>DSP (2%)</th>
<th>FF (2%)</th>
<th>LUT (2%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LAMANet Top</td>
<td>531</td>
<td>143</td>
<td>50</td>
<td>140</td>
<td>23739</td>
<td>12629</td>
</tr>
<tr>
<td>Store xhat</td>
<td>34</td>
<td>34</td>
<td></td>
<td>-</td>
<td>27</td>
<td>87</td>
</tr>
<tr>
<td>Store y</td>
<td>130</td>
<td>130</td>
<td>-</td>
<td>-</td>
<td>601</td>
<td>218</td>
</tr>
<tr>
<td>Store H</td>
<td>130</td>
<td>130</td>
<td>-</td>
<td>-</td>
<td>603</td>
<td>172</td>
</tr>
<tr>
<td>Calculate M</td>
<td>132</td>
<td>132</td>
<td>-</td>
<td>32</td>
<td>1239</td>
<td>131</td>
</tr>
<tr>
<td>Form r</td>
<td>37</td>
<td>37</td>
<td>-</td>
<td>2</td>
<td>347</td>
<td>175</td>
</tr>
<tr>
<td>Calculate Residual</td>
<td>142</td>
<td>143</td>
<td>-</td>
<td>32</td>
<td>3528</td>
<td>464</td>
</tr>
<tr>
<td>Store residual</td>
<td>66</td>
<td>66</td>
<td>-</td>
<td>-</td>
<td>583</td>
<td>708</td>
</tr>
<tr>
<td>Calculate z = M x residual</td>
<td>133</td>
<td>133</td>
<td>-</td>
<td>32</td>
<td>1813</td>
<td>1293</td>
</tr>
<tr>
<td>Calculate z = z + xhat</td>
<td>36</td>
<td>36</td>
<td>-</td>
<td>-</td>
<td>1866</td>
<td>2334</td>
</tr>
<tr>
<td>Calculate Arggen</td>
<td>71</td>
<td>71</td>
<td>-</td>
<td>16</td>
<td>2048</td>
<td>914</td>
</tr>
<tr>
<td>Calculate Exparg shift</td>
<td>41</td>
<td>41</td>
<td>-</td>
<td>-</td>
<td>1027</td>
<td>1095</td>
</tr>
<tr>
<td>Calculate Exp, LUT, &amp; Sum</td>
<td>103</td>
<td>74</td>
<td>3</td>
<td>16</td>
<td>4739</td>
<td>3788</td>
</tr>
<tr>
<td>Calculate Softmax</td>
<td>134</td>
<td>134</td>
<td>-</td>
<td>2</td>
<td>168</td>
<td>250</td>
</tr>
<tr>
<td>Calculate xhat new</td>
<td>140</td>
<td>139</td>
<td>-</td>
<td>8</td>
<td>262</td>
<td>403</td>
</tr>
<tr>
<td>Assign xhatnew to output</td>
<td>35</td>
<td>35</td>
<td>-</td>
<td>-</td>
<td>11</td>
<td>87</td>
</tr>
</tbody>
</table>

LAMANet. The work in [4] has a slight performance advantage in terms of interval time and throughput. It is worth noting that only QPSK is supported in the reference detector. Also, it uses the compacted linear form (with $G$ and $y_{MRC}$) and does not support ML-enhancements.

The number of connected user antennas largely determines the number of resources used by LAMANet. The choice of using BRAM or URAM resources is left to the high-level synthesis tool. Except for the last configuration, the BRAM usage is fairly constant at $\approx 35$ BRAM36 blocks. The used LUT, FF, and DSP resources are largely determined by the number of connected users. Compared to the work in [4], less than half the DSP resources are used. LUT, FF usage is comparable in both designs. LAMANet needs more memory to store streamed matrices in the accelerator, this is due to the HLS design limitations as discussed above.

The detailed results after high-level synthesis for the configuration of $M_R = 64$, $M_T = 16$, and QAM64 modulation is shown in Table 5.4. The Modules largely correspond to the pipeline structure in Fig. 5.2. It can be seen how the interval of many pipelined stages is close to the maximum of 143 clock cycles, which is ideal.
Table 5.5: Accelerator performance comparison for 128x8 antennas (complex system dimensions)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA Device</td>
<td>Ultrascale+</td>
<td>Zynq7</td>
<td>Virtex-7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>xczu27dr-2</td>
<td>xc7z045-2</td>
<td>xc7vx690t</td>
<td></td>
</tr>
<tr>
<td>M_1</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Modulation</td>
<td>QAM64</td>
<td>QAM64</td>
<td>QPSK</td>
<td>QAM64</td>
</tr>
<tr>
<td>LUTs</td>
<td>9699</td>
<td>17478</td>
<td>11673</td>
<td>148797</td>
</tr>
<tr>
<td>FFs</td>
<td>12990</td>
<td>25699</td>
<td>15943</td>
<td>161934</td>
</tr>
<tr>
<td>DSP48s</td>
<td>92</td>
<td>165</td>
<td>213</td>
<td>1016</td>
</tr>
<tr>
<td>BRAMs</td>
<td>83</td>
<td>75</td>
<td>2</td>
<td>16</td>
</tr>
<tr>
<td>Interval [clks]</td>
<td>399</td>
<td>1203</td>
<td>496</td>
<td>196</td>
</tr>
<tr>
<td>Clock Frequency [MHz]</td>
<td>326</td>
<td>288</td>
<td>429</td>
<td>317</td>
</tr>
<tr>
<td>Throughput [Mb/s]</td>
<td>39</td>
<td>12</td>
<td>14</td>
<td>621</td>
</tr>
<tr>
<td>Throughput/LUTs</td>
<td>5442</td>
<td>877</td>
<td>1186</td>
<td>4173</td>
</tr>
<tr>
<td>Real-time SC</td>
<td>762</td>
<td>670</td>
<td>807</td>
<td>1509</td>
</tr>
</tbody>
</table>

When comparing the proposed LAMANet accelerator with previous work in Table 5.5, the performance is competitive even though the proposed accelerator implements machine learning enhancements. The design is synthesised for a Xilinx Zynq7 device for a fair comparison with the other work. When compared to the work in [4], which implements a similar AMP algorithm, our design achieves comparable throughput and throughput per used LUTs. It uses comparatively more BRAM resources but fewer DSP resources and supports QAM64 modulation. Other detector types, such as the Neumann Series Expansion (NSE) [149] and Parallel Gauss-Seidel (PGS) [150] detectors tend to outperform the AMP-type detectors. However, they just implement linear detection whose SER performance is lower. We noticed some inefficiencies created by the HLS tool when targeting the Zynq7 platform, such as more LUTs and more DSPs used. The implementation results on current FPGA hardware (Ultrascale+ RFSoC) are provided for reference.

The 3GPP technical specification TR 38.913 defines the target for user plane latency depending on the use case [151]. For enhanced Mobile BroadBand (eMBB), this latency is defined as 4 ms in the downlink and 4 ms in the uplink. However, the processing delay for the base station is just one part contributing to the overall delay and the standards do not provide delay requirements for sub-components such as detector circuits. In the 5G-NR numerology, one slot consists of 14 symbols in the case of regular cyclic prefix length [96]. The
target delay for the base station processing is one slot according to [57]. The duration of one slot depends on the subcarrier spacing and ranges from 1 ms for a subcarrier spacing of 15 kHz to 62.5 µs for a subcarrier spacing of 240 kHz. The last row of Table 5.5 shows the number of subcarriers that can be processed in real-time in one slot of 15 kHz spaced subcarriers.

**LAMANetMMSE**

The right initialisation of the LAMANet detector is important for its untrained detection performance. The option of initialising LAMANet with an MMSE matrix provides a good trade-off between computational complexity and untrained detection performance. In Fig. 5.9a and Fig. 5.9b the latency and resource numbers are shown respectively for the MMSE matrix generation circuit presented in Section 5.3.2. The throughput decreases from \( \approx 314 \) k Matrices per second in the smallest system configuration \((32 \times 8)\) to \( \approx 19 \) k Matrices per second in the largest configuration \((128 \times 32)\). The resource usage in terms of DSPs and URAM storage is almost constant for all configurations, while BRAM usage increases strongly in the larger configurations. LUT and FF utilisation do not vary significantly considering the large number of these resources available in modern FPGA devices.

The walking speed of 1 m/s in the SER simulation setting (Table 5.3) results in a coherence time of \( \approx 9.3 \) ms when approximating it via \( T_c = \frac{\lambda}{2v} \), where \( \lambda \) is chosen as the center frequency for this approximation and \( v \) is the UT’s speed [2]. Using this relationship, Table 5.6 shows the number of subcarriers one instance of the MMSE circuit is capable of processing. For MMSE preprocessing, the number of matrices calculated per coherence interval is sufficiently large to process several thousand subcarriers with one preprocessing circuit even for larger antenna configurations. This tolerance can allow for higher user speeds too.
Figure 5.9: MMSE matrix calculation performance for various antenna configurations according to the design in Section 5.3.2. The numbers on the x-axis indicate the number of antennas. $M_R$ and $M_T$ are twice the indicated values.
Table 5.6: Number of preprocessing matrices per coherence time according to the settings in Table 5.3. The antenna configuration $2M_R \times 2M_T$.

<table>
<thead>
<tr>
<th>Antenna config.</th>
<th>MMSE Matrices</th>
<th>Eigendecomposition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>matrices/ sec</td>
<td>matrices/ coherence time</td>
</tr>
<tr>
<td>32x8</td>
<td>314k</td>
<td>18616</td>
</tr>
<tr>
<td>32x16</td>
<td>170k</td>
<td>10069</td>
</tr>
<tr>
<td>64x8</td>
<td>164k</td>
<td>9746</td>
</tr>
<tr>
<td>64x16</td>
<td>82k</td>
<td>4897</td>
</tr>
<tr>
<td>64x32</td>
<td>40k</td>
<td>2376</td>
</tr>
<tr>
<td>128x8</td>
<td>82k</td>
<td>4915</td>
</tr>
<tr>
<td>128x16</td>
<td>41k</td>
<td>2431</td>
</tr>
<tr>
<td>128x32</td>
<td>18k</td>
<td>1120</td>
</tr>
</tbody>
</table>

LAMANetOpt

To achieve better SER performance in the untrained detector, it is possible to calculate the optimal initialisation matrix according to Section 5.3.3. The throughput and resource usage for the required eigenvalue decomposition are shown in Fig. 5.10a and Fig. 5.10b respectively. The resource usage, as well as the throughput, are highly dependent on the number of users connected. This is understandable as the majority of the computational work is spent on the eigenvalue decomposition of the Gram matrix $G$ which is a $M_T \times M_T$ square matrix.

For the eigenvalue decomposition accelerator, the number of channel matrices per coherence interval is substantially lower than in the MMSE case. Considering a large number of SC such as 1200 in the 15 kHz SCS case, and at the relatively low speed of 1 m/s, only the smaller antenna configurations can be processed without instantiating multiple preprocessing modules. As the choice of the initialisation matrix influences the detector performance only in the untrained state, the hardware cost of optimal processing might be too high in some cases.

The extension of the detector itself is costly as Table 5.7 shows. For an example antenna configuration of 64x16 (real-valued matrix dimensions are 128x32), the required DSP resources more than double and the BRAM resources increase more than tenfold. As we limit our DSP usage per pipeline stage to 32
Figure 5.10: Eigenvalue decomposition performance metrics for various antenna configurations according to the design in Section 5.3.3. The numbers on the x-axis indicate the number of antennas. $M_R$ and $M_T$ are twice the indicated values.
Table 5.7: Comparison of LAMANet and LAMANetOpt accelerator for 64x16 antennas (Complex system dimensions)

<table>
<thead>
<tr>
<th>Detector</th>
<th>LAMANet</th>
<th>LAMANetOpt</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA</td>
<td>Ultrascale+ RFSoC xczu27dr-2</td>
<td></td>
</tr>
<tr>
<td>M_I</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Modulation</td>
<td>QAM4</td>
<td>QAM4</td>
</tr>
<tr>
<td>LUTs</td>
<td>14363</td>
<td>24296</td>
</tr>
<tr>
<td>FFs</td>
<td>20681</td>
<td>33677</td>
</tr>
<tr>
<td>DSP48s</td>
<td>113</td>
<td>255</td>
</tr>
<tr>
<td>BRAMs</td>
<td>34</td>
<td>364</td>
</tr>
<tr>
<td>Latency [clks]</td>
<td>202</td>
<td>6225</td>
</tr>
<tr>
<td>Clock Freq. [MHz]</td>
<td>307</td>
<td>303</td>
</tr>
<tr>
<td>Throughput [Mb/s]</td>
<td>48.6</td>
<td>1.6</td>
</tr>
<tr>
<td>Throughput/LUTs</td>
<td>3383</td>
<td>66</td>
</tr>
</tbody>
</table>

DSPs, the computation of $\hat{W}_i$ from $H$, $V$, and $M_i$ in Eq. (5.15) is identified as the bottleneck taking $M_I^2M_R/32 = 4096$ clock cycles. Since the interval will be limited by this, other processes in the pipeline are allowed to also take this maximum time to reduce resource usage. The throughput of the accelerator is lowered to $\approx 1.6$ Mb/s as compared to the $\approx 48.6$ Mb/s in LAMANet.

5.6 Summary

Based on the previous work in the literature, this chapter introduced a novel model-driven machine learning algorithm named LAMANet. LamaNet is computationally simpler as previously proposed algorithms such as TISTA, OAMP-Net, and MMNet as it is based on the simpler AMP detector instead of the OAMP detector. Further algorithmic simplifications in LAMANet reduce the computational complexity and allow for efficient implementation in hardware. Nevertheless, we found that these simplifications do not degrade the SER performance of LAMANet in the trained state of the detector due to the learnable parameters. LAMANet shows comparable SER performance to MMNet.
5.6. Summary

Some of the previous proposals such as MMNet perform very poorly in the untrained state which makes practical deployment difficult. This chapter introduced a novel way of incorporating learnable parameters into the algorithm, allowing the detector to be initialised accordingly and to perform at a baseline level even when untrained.

In the integrated receiver, some training of LAMANet will still be required while being deployed. This training effort is not part of the main processing chain of the receiver and can be removed from this critical path of the system. Nevertheless, an efficient way of providing new weight matrices to the accelerator needs to be considered during integration. The online training architecture needs to be investigated in future steps.

Based on the algorithmic exploration, hardware architectures for Xilinx Ultrascale+ FPGAs are proposed and implemented. The LAMANet accelerator is comparable to previous work in the literature in terms of FPGA resource utilisation, latency, and throughput while supporting machine learning enhancements to increase detection performance.

Further, the preprocessing circuits to initialise LAMANet are implemented on FPGA hardware and profiled. In particular, LAMANetMMSE showed the feasibility to process a large amount of SC in real-time. LAMANetOpt uses the optimal initialisation matrix, however, it is computationally more challenging. The work presented in this chapter is important as it takes a step towards deployable machine learning-enhanced massive MIMO detection in real-time.
Chapter 6

Conclusions and Future Research

In this thesis, we took steps towards real-time, ML enhanced signal detection in mobile communication systems such as 5G-NR. In particular, the core signal detection tasks of OFDM and massive MIMO were investigated. As shown in the literature, the presented research confirmed that the ML method can offer higher detection performance compared to traditional detection algorithms. However, the core contribution of this work is in taking steps towards real-time and at-scale processing of some of the most promising ML detectors. This is achieved by a few means a.) the detailed analysis of current ML detectors in terms of algorithmic complexity and the possibilities of algorithmic advancements or simplifications, b.) optimisation of the algorithm for hardware deployment, c.) development of high-performance FPGA architectures, and d.) implementation and verification via digital circuit design. The following sections provide conclusions and future research directions for the OFDM signal detector of Chapter 3 and the massive MIMO signal detectors of Chapter 4 and Chapter 5.

6.1 OFDM Signal Detection

Chapter 3 introduced a fully connected neural network based OFDM signal detector. The design was inspired by [16]; however, algorithmic improvements significantly reduced the computational complexity of the network by \( \approx 4.02 \times \). Further, the technique of deep compression was utilised to achieve an overall reduction in memory size of \( \approx 27 \times \). Since the fully connected network is
6.1. OFDM Signal Detection

memory bound, this is particularly important. With a BER of $7 \times 10^{-3}$ at 25dB
SNR and the same neural network structure, we could not reproduce the res-
results of [16] in our environment. However, from this baseline, the new algorithm
and the deep compression approach (quantisation and Huffman coding only)
introduce a performance loss of $\approx 2.5dB$ at a BER of $1.4 \times 10^{-2}$.

Based on the new algorithm, a hardware accelerator specifically designed for
the detector workload was proposed. Throughput calculations of 13 acceler-
ators based on the synthesis and simulation results of the on-chip and off-
chip accelerators showed that up to 832 SC can be processed in real-time on
the targeted Xilinx RFSoC FPGA platform. The detector only supports QPSK
modulation which leads to a total throughput of $\approx 25Mbits/s$. The average
latency is $\approx 3.67$ symbols ($\approx 244\mu s$) while the maximum latency is $\approx 11.52$
symbols ($\approx 768\mu s$).

When comparing the resource utilisation with traditional approaches, a gap in
the used DSP and memory resources can be observed. While some classical
least square channel estimation and zero-forcing need only 30 DSPs and 1.5
BRAMs, one URAM neural network accelerator requires 80 DSPs, 49 BRAMs,
and 12 URAMs blocks. It showed the high cost of the neural network based
detection.

The implemented detector is one of the first real-time capable detectors pro-
posed in the literature. This makes it valuable as it shows the feasibility of real-
time neural network detector processing. At the same time, many limitations
of the current design can be pointed out as presented in Section 3.7. On the
algorithm level, we see the following main limitations.

The OFDM pilot symbols are not assigned according to any standard, as the
neural network requires comb-type pilot assignment. More advanced architec-
tures are capable of time series processing, such as LSTM networks or model-
driven approaches, and might help (e.g. ComNet [24]). Also, higher modulation
orders might be easier supported in model-driven methods. Our neural network
detector currently only supports QPSK modulation. By performing bitwise sig-
6.1. OFDM Signal Detection

...nal detection, higher modulation orders are possible; however, this increases the number of output neurons significantly. The alternative of having multi-level activation functions in one or more of the final layers (such as reported in [105]) proved to be unsuccessful in our experiments.

Although the real-time capability of the FC neural network detector has been shown, doubts on the feasibility of data-driven designs remain. Fundamentally, removing all domain knowledge from the detection process has been shown to lead to an overly high computational complexity of the detector. Even though data-driven designs are appealing conceptually, large-scale, real-time deployment is still not achievable with current processing capabilities. An increase in processing power over time might not even help the situation, as the requirements for mobile communication systems and the requirements for the detection process might also increase over time. Model-driven designs such as those used for the massive MIMO detection task are a more suitable alternative.

6.2 Massive MIMO Signal Detection

Massive MIMO is investigated in Chapter 4 and Chapter 5. The former reviews a wide range of ML detectors and implements the first version of a hardware accelerator for algorithms of the OAMP family. A review of previously proposed data-driven detectors showed that for real-time processing, these approaches are not suitable. The computational complexity is as high as \( \approx 312k \times M_R \times M_T \) multiplications per symbol in some proposals. Even if real-time processing would be possible, the achieved gain in detection performance might not justify such a complex approach. For this reason, Chapter 4 and Chapter 5 focus on model-driven detectors.

OAMP detectors are one of the most investigated detectors and are comparatively simple in terms of concept and computational complexity. Chapter 4 introduces an OAMP accelerator and profiles it for system dimensions ranging from 32 to 128 base-station antennas. In the smallest system dimensions...
of 32 base station antennas in combination with eight connected users, the accelerator achieves a pipelined latency of $1.74\mu s$ while using 106 DSP and 10.5 BRAM primitives per iteration. When compared to a classical AMP-type detector the performance of the accelerator is lower. For a configuration of 128 base station antennas with eight connected users, the throughput is around 5 Mbps, while a classical detector achieves around 14 Mbps while performing three iterations of the algorithm. This is due to some inefficiencies in the OAMP algorithm compared to the classical algorithm and due to the fact that no machine learning enhancements are supported.

Chapter 4 showed the shortcomings of current ML approaches and led to LAMANet, which is presented in Chapter 5. LAMANet solves two problems which made previous ML-based OAMP detectors infeasible for practical deployment.

First, the computational complexity is reduced significantly compared to OAMPNet as LAMANet does not require a matrix inversion per iteration. Also compared to MMNet, LAMANet eliminated the large amount of preprocessing required by using the simpler AMP algorithm. Training on 143 different channel realisations shows a loss in average SER between MMNet and LAMANet of just $\approx 2.6 \times 10^{-4}$ at a training SNR of 7dB and a configuration of 32 base station antennas with eight connected users. This validates the LAMANet approach and confirms that using the complex OAMP algorithm is not required if the algorithm is enhanced with ML components.

Second, LAMANet mitigates the online training requirement found in MMNet. By initialising the detector with either the MMSE matrix or the OAMP optimal matrix, the respective MMSE or OAMP optimal performance can be achieved in the untrained state. This does not have a significant adverse influence on the trained performance. LAMANetMMSE and LAMANetOpt thereby reach MMNet-level performance.
6.2. Massive MIMO Signal Detection

The proposed LAMANet accelerator can achieve a throughput of up to \( \approx 210 \) Mbit/s in a configuration of 32 base station antennas and 16 connected users with a modulation scheme of QAM64. In a setup of 126x8 antennas, LAMANet achieves a throughput of 39 Mbit/s while the classical AMP detector archives 42 Mbit/s per iteration. LAMANet however is profiled on a newer Ultrascale+ FPGA. In terms of resource usage, the LAMANet accelerator uses less than half of the DSP resources than the classical design.

The LAMANetMMSE initialisation circuit reaches a throughput of up to \( \approx 300k \) channel matrices for the antenna configuration of 32x8. This makes it suitable for deployment in the receiver. The LAMANetOpt initialisation circuit on the other hand only reaches \( \approx 6k \) channel matrices for this antenna configuration.

The biggest challenge for LAMANet-type detectors is the still required online training. Hyperlearning-based detectors might offer a solution; however, in our experiments, with our channel models, we could not reproduce the generalisation property reported in [124]. Further investigation into this is required. The challenge with other detectors is still the computational complexity - particularly in data-driven designs.

6.3 Future Research Towards Realising a Demonstrator

This thesis covered various topics, from algorithmic link-level simulations to digital hardware design. This range of topics was necessary to realise the goal of taking a step towards deployable, real-time signal detectors. Since this field of research is just emerging, and some goals, such as reduced detector complexity, have to be verified via link-level performance simulations, the later steps in the design process, such as system integration, have not been investigated yet. In particular, hardware system integration and system-level verification via over-the-air testbeds can be addressed in the future. From a hardware and systems perspective, the following work might follow this thesis.
6.3. Future Research Towards Realising a Demonstrator

The proposed detectors should be integrated into a broader physical layer receiver architecture. The interaction with other blocks, such as channel estimation, synchronisation, decoding, etc., is important to assess system performance and hardware cost of the overall system. Further, combining multiple blocks into a larger, closer integrated receiver might allow machine learning algorithms to further optimise the physical layer and improve performance.

Models of the Analog Front End (AFE) could be integrated into the ML framework such that the non-ideal behaviour of the AFE can be compensated by the baseband processing.

Over-the-air testing of ML enhanced detectors has been limited so far. The work in [67] implements an OFDM receiver and over-the-air testing via commercial SDR radio front ends. Over-the-air testing can provide valuable information on the resilience of the trained algorithm and the possible necessity of online training during deployment.

6.4 Future Research for ML in the physical layer

The research opportunities in the physical layer are vast, and many areas might benefit from ML techniques. Examples are massive MIMO, and in particular cell-free massive MIMO, new waveforms for OFDM, non-orthogonal multiple-access techniques, reconfigurable surfaces, and more [13].

In a more general sense, we see the challenges as follows:

- The generalisation of ML models and their resilience needs to be improved. The models need to be able to handle new operating conditions (i.e. channel conditions, front-end effects, etc.) without requiring major retraining.
- As laid out throughout this thesis, the real-time constraints on physical layer blocks are challenging. Reducing deployment complexity as much as possible is an ongoing research effort in the field.
6.4. Future Research for ML in the physical layer

- Much research has been done on small or well-behaved systems (e.g. on non-realistic channel conditions). More research is required to make ML systems standard compliant. This also will mean being flexible to support the many configurations required by the standards.

- Opened up by ML in the physical layer, joint optimisation in an end-to-end learning process is a promising concept. As briefly mentioned before, eliminating classical block boundaries might enable the baseband ML processor to find global optima. This might include learning new waveforms, symbol alphabets, control algorithms, and more. However, feasible end-to-end architectures and their implementation, training, complexity, and performance are still open research questions.

- As mentioned above, testbed setups and over-the-air training and testing will be of major importance to truly assess the performance, advantages, and shortcomings of the ML method. It will allow the community to assess the required generalisation, compliance and flexibility properties in detail.

Although much work remains to make high-performance, scalable, and standard-compatible ML physical layer solutions a reality, the authors in [13] expect nothing short of a ML driven physical layer revolution in 6G. Of course, not everybody in the field agrees with this view; however, ML for the physical layer undoubtedly has built up momentum in the last few years. New journals like the recently launched "IEEE Transactions on Machine Learning in Communications and Networking" address this need. Many relevant conferences host tracks or special sessions on ML for communications. Also, from a standardisation perspective, in 3GPP release 18, a new study item investigating the usage of AI and ML for the air interface has been defined [47]. One may look curiously and positively towards the development of this field.
A.1 Conference Papers


A.2 Journal Papers


Appendix B

Background

This appendix provides background information on communication fundamentals and FPGA fundamentals. It might be useful for readers which are not familiar yet with one or the other. The here provided information is used throughout the thesis.

B.1 Communication Fundamentals

B.1.1 Noise and Signal Power

Many noise sources follow a normal distribution, and generally speaking, the normal distribution is observed in many random processes as explained by the central limit theorem [152, chapter 7]. The normal, or Gaussian PDF is given by

\[
f(x, \mu, \sigma) = \frac{1}{\sqrt{2\pi\sigma}} \exp\left(-\frac{(x-\mu)^2}{2\sigma^2}\right), \tag{B.1}\]

where \(\mu\) and \(\sigma\) are the mean and standard deviation, respectively. The signal or noise variance is given by \(\sigma^2\). We denote an \(M\) dimensional noise signal as \(\mathcal{CN}_M(\mu, \sigma^2)\) where every entry is independent of each other and follows the PDF of Eq. (B.1).

The noise power spectral density \(N_0\) describes the noise power per unit bandwidth. For a double-sided power spectrum of a Gaussian noise process, this is \(N_0 = 2\sigma^2\). Based on this, the SNR can be defined as
\[ SNR = \frac{E_S}{N_0}, \]  

(B.2)

where \( E_S \) is the signal energy. Due to its simplicity, the AWGN noise model is often used. The noise is additive to the signal, Gaussian distributed with zero mean and has a flat power spectral density.

### B.1.2 Coherence Interval

The coherence interval is a time-frequency space in which the channel in a communication system can be assumed to be constant [2, chapter 2]. The coherence interval is a consequence of multi-path propagation environments. It consists of two measures: coherence time and coherence bandwidth. The coherence time depends on the user’s speed with respect to the base station. In a simple two-path propagation model, it can be estimated as

\[ T_C = \frac{\lambda}{2v} [s], \]  

(B.3)

where \( \lambda \) is the wavelength of the considered signal and \( v \) is the user’s speed. Even though this model is simple, it typically approximates real channel models well [2, chapter 2]. In the simple two-path propagation model, the coherence bandwidth can be defined as [2, chapter 2]

\[ B_C = \frac{c}{|d_1 - d_2|} [Hz], \]  

(B.4)

where \( c \) is the speed of light and \( d_1 \) and \( d_2 \) are the path lengths. The coherence bandwidth equals the channel delay spread in this simple model with two equal amplitude multi-path components. The delay spread is defined as the difference in the time of arrival of the first and last significant multi-path components.
B.1.3 Basic Signal Estimation

Basic signal estimators such as the MMSE estimator are ubiquitous in communication systems and are the simplest methods to perform tasks like signal detection and channel estimation. This section introduces a generic system of linear equations and briefly derives the MMSE estimator for it. First, the estimator without consideration of noise is derived, which is also called the ZF in detection. In other domains such as channel estimation, the same estimator is known as the LS estimator. In later sections, the usage of the estimators for OFDM and massive MIMO signal detection is introduced. Let us assume the following generic system of linear equations

$$ y = Hx + n, $$

where $y \in \mathbb{C}^M$ is a continuous random variable with the PDF $p_y(y)$ and is known. $H \in \mathbb{C}^{M \times N}$ is assumed to be fixed in value and known too. The vector $x \in \mathbb{C}^N$ is an unknown random variable, has a PDF $p_x(x)$, and shall be estimated by the process. The noise vector is Gaussian distributed $n \sim \mathcal{CN}_N(\mu, \sigma^2)$.

**Zero Forcing (ZF)**

The idea of the ZF is to find the value of $x$ which minimises the square error between the observation $y$ and the resulting observation from choosing $x$:

$$ \hat{x} = \arg \min_x \left\{ \| y - Hx \|_2^2 \right\}, $$

$$ = \arg \min_x \left\{ (y - Hx)^H (y - Hx) \right\}, $$

$$ = \arg \min_x \left\{ y^H y - y^H Hx - (Hx)^H y + (Hx)^H Hx \right\}, $$

$$ = \arg \min_x \left\{ y^H y - 2y^H x H + x^H H^H H x \right\}. $$

(B.6)
To find the minimum, the derivative of the above expression is taken according to the properties of matrix derivation in [153] and set to zero, such that

\[
\frac{\partial(y^H y - 2y^H x H + x^H H^H H x)}{\partial x} = 0, \tag{B.7}
\]

\[-2H^H y + 2H^H H x = 0.\]

The ZF solution can therefore be expressed as

\[
\hat{x} = (H^H H)^{-1} H^H y. \tag{B.8}
\]

**Minimum Mean Square Error (MMSE)**

The ZF solution is simple; however, it does not consider the additive noise of Eq. (B.5). It forces any interference between the elements of \(x\) to zero, potentially amplifying the noise. The MMSE estimator can trade off interference cancellation with noise power amplification. To consider the noise of the system, a slightly different optimisation problem is given. The MMSE estimator finds a matrix that minimises the mean square error between \(x\) and \(\hat{x}\):

\[
W_{MMSE} = \mathbb{E}\{\|x - \hat{x}\|^2\},
\]

\[= \arg\min_W \mathbb{E}\{\|x - Wy\|^2\}, \tag{B.9}
\]

\[= \arg\min_W \mathbb{E}\{(x - Wy)(x - Wy)^H\},
\]

\[= \arg\min_W \mathbb{E}\{xx^H - x(Wy)^H - (Wy)x^H + 2Wy(Wy)^H\},
\]

\[= \arg\min_W \mathbb{E}\{xx^H - 2xy^H W^H + 2Wyy^H W^H\},
\]

where the expectation operator for a continuous random variable is

\[
\mathbb{E}\{x\} = \int_{-\infty}^{\infty} xp_x(x)dx. \tag{B.10}
\]
B.1. Communication Fundamentals

Similar to the approach for the ZF estimator, also the derivation of the above expression is set to zero to find its minimum

\[ \frac{\partial}{\partial W} \mathbb{E} \left\{ x x^H - 2 x y^H W^H + 2 W^H y y^H W \right\} = 0, \]

\[ \mathbb{E} \left\{ -2 x y^H + 2 y y^H W^H \right\} = 0. \]  \( \text{(B.11)} \)

The \( W_{MMSE} \) matrix therefore can be expressed as

\[ W_{MMSE}^H = \mathbb{E} \left\{ x y^H \right\} \mathbb{E} \left\{ (y y^H)^{-1} \right\}. \]  \( \text{(B.12)} \)

B.2 Field Programmable Gate Arrays

FPGAs allow the implementation of custom digital logic in a configurable manner after the initial silicon production process. Xilinx Inc. (recently acquired by AMD Inc.) is one of the largest FPGA vendors. As Xilinx FPGAs are widely used, and due to the setup of this dissertation, the architecture of Xilinx FPGAs are briefly reviewed next. However, other vendors have similar product architectures and much of the presented information might also apply to them.

B.2.1 Primitives and FPGA architecture

FPGAs are versatile devices with heterogeneous hardware structures to deliver high performance for a wide spectrum of applications. The System on Chip (SoC), which is termed and marketed as an FPGA, contains typically many hardened IP blocks for high performance, relatively fixed functionality in combination with a Programmable Logic (PL) region. This PL region is what the term FPGA actually describes. A hardened IP is a functionality which is not implemented in the PL region but with fixed functionality during the SoC design process. This allows higher performance for certain IPs, which do not require a high degree of logic flexibility. An example is the Processing
System (PS) in the Xilinx Zynq series. It typically features multiple application processors and real-time processors from ARM for CPU workloads. Other examples are gigabit Ethernet transceivers, DDR memory interfaces, ADC, and DAC interfaces. Also, clocking resources such as Xilinx’s mixed-mode clock manager blocks, pinning blocks, clock distribution resources and many other support structures are present to help the chip function correctly.

The PL region is tightly interconnected with the hardened IPs and consists of diverse primitives implementing the configured logic function. The most apparent primitives for implementing digital circuits are LUTs and FFs. In the Xilinx Ultrascale+ architecture, the LUTs have six inputs and two outputs. They can implement an arbitrary logic function with six inputs and one output or five inputs and two outputs per LUT. In the latter case, two inputs are shared between both logic functions. Each LUT is paired with two FF for synchronous memory. This basic structure is shown in Fig. B.1. Eight of these basic structures form so-called slices. In Ultrascale+ and many other architectures, one CLB contains exactly one slice. In Xilinx FPGAs, two types of slices are implemented, namely SLICE/ and SLICEM. SLICE/ types are intended to implement combinatorial logic via the LUT and potentially register the results in the FF for sequential slices. They also have interconnections between primitives to implement more complex logical functions. SLICEM types allow using the LUT as asynchronous memory storing up to $2^6 = 64$ bit per LUT and a total of 512 bit per SLICEM. The Xilinx terminology for this is the distributed Random-Access Memory (RAM).

To interpret the reported utilisation results correctly, it is important to clarify commonly used terms. When results are reported as FF or LUT, this refers to the actual number of LUTs and FFs used in the design, not the number of slices, and not the number CLBs in design. In the Xilinx synthesis reports, this is mentioned as "CLB Registers" and "CLB LUTs". Xilinx reports also contain the terms "CLBM" and "CLBL", which correspond to SLICE/ and SLICEM for Ultrascale+ architectures.
B.2. Field Programmable Gate Arrays

Figure B.1: Simplified, schematic depiction of a Xilinx FPGA primitives contained in a slice. Two FFs and and a LUT are the core elements [5].

There are better choices for storing large amounts of data than the distributed RAM due to its high usage of slices. For these cases, hardened memory blocks called BRAMs are provided. In the Ultrascale architecture (and others), each BRAM can store up to 36 kbit with a word-width of 36 bit and a depth of 1024 words. The word width describes the maximum number of bits which can be read/written per clock cycle. The word width can be up to 72 bits for a single port BRAM configuration. At first, the word width of 72 bits might seem arbitrary as it is not a power of two. However, the BRAM can be used in an error-correcting fashion in which 8 bit per 72 bit BRAM are used for automatic Hamming code error correction [154].

Even though large FPGAs have thousands of BRAMs, the total memory capacity is typically limited to a few megabytes. In addition to BRAMs, high-end Xilinx FPGAs feature, large on-chip memory blocks named URAM. One URAM has 288 kbit of synchronous storage with a 72 bit wide interface [154]. The number of URAM blocks in FPGAs is typically much lower than the number of BRAMs.
Apart from memory and logic primitives, FPGAs typically also feature some hardened DSP primitives. As the name suggests, these primitives allow for efficient implementation of Digital Signal Processing (DSP) on the chip. In the Xilinx Ultrascale architecture these slices feature a 27 bit pre-adder, a $27 \times 18$ bit multiplier and a 48 bit Arithmetic Logic Unit (ALU) [155]. Registers for synchronous storage and other features are also part of the configurable DSP slices.

In Xilinx architectures, the primitives are organised in columns as seen in Fig. B.2. Each column contains a different number of slices, depending on the type of the slice. Columns are grouped in clocking regions. Each clocking region has independent clocking resources, thereby representing the granularity by which different clock sources are supported by the FPGA. The RCLK box groups these resources and is shown in blue in Fig. B.2.

For the primitives to implement the desired logic function, they need to be connected via wiring in a specific way. FPGAs provide for this purpose many routing resources as schematically depicted in grey in Fig. B.2. Routing resources include:

- localised, fairly fixed connections such as carry lines across columns
B.2. Field Programmable Gate Arrays

- flexible, but local routing resources connecting arbitrary slices in the clock region
- global routing resources, connecting between clocking regions

Abstracted for the user, the routing resources feature many programmable interconnections which allow the routing to take place. However, from a resource and latency perspective, routing is often the limiting factor in modern FPGAs.

The configuration of the FPGA defines its functionality and is stored in on-chip Static RAM (SRAM). It defines all the functionality of the primitives, including any initial values for memories and all the switches and connections of the routing resources. In short, it completely determines the functionality of the implemented logic in the FPGA. Since the SRAM memory is volatile, the configuration has to be loaded upon boot or during debugging. This configuration is also called a bitstream or configuration stream because it is typically sequentially written to the chip. The process of transforming an algorithmic concept into a bit-stream is described next.

B.2.2 Design flow

Design flows for FPGAs are complex and multifaceted. An overview of the Xilinx design flow from a system development perspective is shown in Fig. B.3. The design starts with describing the targeted logic functionality in one of many ways. The conventional way is to describe it in RTL files. However, other, more abstract ways are also available. HLS allows the description of the functionality via C or C++ code. The Xilinx Model composer allows using Mathworks’ Matlab or Simulink software for description. These highly abstracted approaches allow for a faster and easier description of digital circuit functionality; however, they typically do not achieve as high performance as RTL code. Further, reproducibility and verification are challenges in these approaches. Each digital circuit is verified via digital simulation to ensure functional correctness regardless of the initial description. Then, the circuit is synthesised to FPGA primitives to ensure resource usage targets are reached before finally being packaged as an IP to be used in the next step.
Figure B.3: Overview of the system design flow in Xilinx FPGAs [6, Figure 1]
B.2. Field Programmable Gate Arrays

Once all IPs are ready, the top-level design flow starts by instantiating the IPs and connecting them appropriately. Then, top-level verification via logic simulation is performed, followed by logic synthesis. At this point, the design is a netlist containing wiring and FPGA primitives only. This is transformed via the implementation process, which maps the netlist onto physical FPGA resources and provides the wiring between the primitives. This process is also called "Implementation" in Xilinx terminology or, more commonly, P&R. Next, the Static Timing Analysis (STA) and Design Rule Check (DRC) are performed to ensure the resulting circuit meets the FPGAs design criteria and is viable to be deployed. Implementing and ensuring the circuit viability is often iterative, complex, and time-consuming for large designs. Once the design passes this stage, a bitstream can be generated, and the FPGA can be configured.

The PL of FPGAs is typically embedded into a larger system running some software. In the embedded deployment case, some tightly coupled processors often execute application software. In data-centre applications, a host processor controls the FPGA accelerator card. Regardless of the deployment scenario, the design flow also considers software development. With Xilinx devices, the Vitis unified software development platform enables this. First, a platform (describing the FPGA design) is provided and then, the software, including operating systems, libraries, and application code, is developed.

During hardware bring-up and validation, the bitstream is deployed, and the software is loaded accordingly. The system is now running and can be validated to ensure functional correctness.

B.2.3 Fixed Point Numbers and Arithmetic

As computers are binary machines with limited resources, the quantisation of continuous numbers needs to be considered. A common way is to implement floating-point arithmetic according to the Institute of Electrical and Electronics Engineers (IEEE) 754 standard [87]. This format consists of a sign bit (S), an exponent (E), and the mantissa (M). The represented number is defined as $d = (-1)^S \times b^E \times M$, where $S$ can have the value of 0 or 1 and $b$ is the
B.2. Field Programmable Gate Arrays

radix of numerical value 2 or 10. This notation allows covering a large range of numbers thanks to the exponent. The word length is defined as 16, 32, 64, or 128 bits. However, floating-point computation is expensive when compared to fixed-point representation. This is also why the DSP blocks in Xilinx FPGAs do not support floating-point arithmetic. Other vendors, such as Intel, take a different trade-off in their high-end Arria 10 and Stratix 10 FPGAs and SoCs by supporting the IEEE 754 standard.

Since this thesis evaluates the designs on Xilinx FPGAs, fixed-point arithmetic is used as much as possible. The signed, twos-compliment fixed-point number format is specified by three components: a signed bit (S), an integer part (I), and a fractional part (F). The represented number is \( d = S \times -(2^{MSB}) + I + 2^{-FL} \times F \), where \( FL \) is the number of fractional bits and I and F are binary words. A schematic of the fixed point number format is shown in Fig. B.4.

![Fixed-point number format illustration and example of notation](image)

**Figure B.4:** Fixed-point number format illustration and example of notation


