Edinburgh Research Archive

Modelling and verification in structured integrated circuit design

Files

Buchanan1980.Pdf (16.47 MB)

Item Status

Embargo End Date

Date

1980

Authors

Abstract

URI

http://hdl.handle.net/1842/13224

This item appears in the following Collection(s)

Informatics thesis and dissertation collection