Edinburgh Research Archive

Design of an asynchronous processor