Edinburgh Research Archive

Modal logic for handling behavioural constraints in formal hardware verification

Item Status

Embargo End Date

Date

Abstract

This item appears in the following Collection(s)