Edinburgh Research Archive

Edge effects in silicon IGFETs

dc.contributor.author
Serack, James Arthur
en
dc.date.accessioned
2013-06-26T14:11:13Z
dc.date.available
2013-06-26T14:11:13Z
dc.date.issued
1988
dc.description.abstract
With the trend for increased miniaturisation in integrated circuits the effect of edges on the d.c. electrical characteristics of insulated gate field effect transistors have become more important. Investigation of these edge effects has been impeded by the lack of suitable test structures. Construction of edge effect test structures requires a microfabrication technique with greater control of relative edge positions than that available with standard microfabrication process. A general technique for that purpose, called the progressional offset technique, was developed during this research. It was applied to the construction of an array of incompletely gated field effect transistors using a custom 1 IL. rn non-self-aligned metal gate enhancement NMOS process. The terms source gap transistors (SGTs), and drain gap transistors (DGTs), were used for the resulting transistors with gaps in gate-tochannel coverage on the source side, and drain side, of the channel. The electrical characteristics of SGTs differ from the normally gated transistors (NGTs) with their increased threshold voltage, increased series resistance, reduced subthreshold performance, and flatter saturation current behaviour. DGTs have a drain-voltage-dependent subthreshold current, and an increased threshold voltage. DGTs with large gaps do not exhibit drain current saturation but have an extended linear region of operation. DGTs are also more sensitive to hot electron degradation. The drain voltage dependent subthreshold swing of DGTs was used to study drain depletion boundary motion and to extract the surface impurity doping concentration. The thesis also contains a comprehensive review of silicon microfabrication techniques, suggestions for other uses of the progressional offset technique, and possible applications for incompletely gated transistors.
en
dc.identifier.other
314405
dc.identifier.uri
http://hdl.handle.net/1842/7489
dc.language.iso
eng
dc.publisher
University of Edinburgh
en
dc.subject
Electric
en
dc.subject
apparatus
en
dc.subject
appliances
en
dc.subject
Electronic
en
dc.subject
apparatus
en
dc.subject
and
en
dc.subject
appliances
en
dc.subject
Solid
en
dc.subject
state
en
dc.subject
physics
en
dc.title
Edge effects in silicon IGFETs
en
dc.type.qualificationname
PhD Doctor of Philosophy
en

Files

Original bundle

Now showing 1 - 1 of 1
Name:
314405.pdf
Size:
16.7 MB
Format:
Adobe Portable Document Format
Description:

This item appears in the following Collection(s)