Edinburgh Research Archive

IC optimisation using parallel processing and response surface methodology