Edinburgh Research Archive

Yield improvement of VLSI layout using local design rules

Files

Allan1992_redux.pdf (9.71 MB)

Item Status

Embargo End Date

Date

1992

Authors

Abstract

URI

http://hdl.handle.net/1842/17010

This item appears in the following Collection(s)

Engineering thesis and dissertation collection